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Summary
The new generation of automotive controllers requires a space-constrained and high-efficiency
step-down architecture. Hence, recently a potential alternative for the conventional step-
down topologies is highly demanded. The new architecture should meet the high power
density, high efficiency, wide operating ranges, high EMI capabilities, and low-cost require-
ments. This thesis, developed at the University of Padova and sponsored by Infineon Tech-
nologies, aims at investigating potential candidate topologies for automotive step-down
conversion capable of eliminating or offsetting some of the common shortcomings of con-
ventional solutions currently in use.
Many research effort is paid for the soft switching quasi-resonant topologies in order to
miniaturize the passive components through the switching frequency increase. However,
the variable switching frequency, increased components count, and narrow operating ranges
prevent the wide adoption of the quasi-resonant topologies in the target application. The
first objective of this project is to investigate the quasi-resonant buck converter topology
in order to stand on the limitations and operating conditions boundaries of such topology.
The digital efficiency optimization technique, which is developed in this work, extends the
operating ranges in addition to reduce operating frequency variations.
On the other hand, the multilevel hybrid topologies are potentially able to meet the
aforementioned requirements. By multiplying ripple frequency and fractioning voltage
across the switching node the multilevel topologies have the direct advantage of reduced
passive components. Moreover, multilevel topologies have many other attractive features
include reduced MOSFET voltage rating, fast transient response, a Buck-like wide range
voltage conversion ratio, and improved efficiency. These features candidate the multilevel
topologies, in particular, the three-level flying-capacitor converter, as an innovative alter-
xi
native for the conventional topologies for the target application.
Accordingly, the three-level flying-capacitor converter (3LFC) is investigated as a sec-
ond objective for this project. Flying-capacitor (FC) voltage balancing in such topology is
quite challenging. The 3LFC under valley current mode control shows an interesting per-
formance, where the FC voltage is self-balanced. In this work, the stability of the converter
under valley and peak current mode control is studied and a simplified stability criterion
is proposed. The proposed criterion address both current loop static stability and FC volt-
age stability. The valley current mode modulator results to be inherently stable as soon as
the current static instability is compensated with an external ramp. On contrary, the FC
voltage in peak current mode control (P-CMC) will never be balanced unless the converter
operated with relatively high static peak-to-peak inductor current ripple. Since P-CMC has
an inherent over-current protection feature, P-CMC based architectures are widely used
in the industrial applications. However, in practice the peak current controlled three-level
converter is inherently unstable. Consequently, the instability of the P-CMC 3LFC is ad-
dressed. A sensorless stabilizing approach, with two implementation methodologies, is
developed in this work. The proposed technique eliminates the instability associated with
the FC voltage runaway, in addition to FC voltage self-balancing. Moreover, the proposed
methodology offers reduced size, less complexity, and input voltage independent operation.
Besides, the proposed approach can be extended to system with a higher number of voltage
levels with minimal hardware complexity.
The proposed techniques and methodologies in this work are validated using simulation
models and experimentally. Finally, in the conclusions the results of the Ph.D. activity are
summarized and recommendations for the further development are outlined.
xii
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Chapter 1
Introduction
1.1 Background and motivation
High power density, high efficiency, fast transient response, and less complexed control
architecture are key features in the automotive application. Accordingly, many researchers
aim to explore potential alternatives to the conventional step-down topologies [2–4]. Con-
ventional converters have filter inductor 5-10 times larger than the active and control com-
ponents [5]. Moreover, large inductor size leads to a slow transient response [6, 7]. Con-
sequently, many researchers recently embrace the inductor size reduction as a key solution
to develop a cost-effective and high-efficiency power supply on a chip (PSoC) and power
supply in a package (PSiP) [8].
On one hand, increasing the switching frequency has the direct advantage of inductor
size reduction and improved transient response [5, 9]. On the other hand, the operating
frequency increase is coupled with a dramatic increase in the switching losses. That defect
prevents using such solution with the conventional topologies. The proposed methods for
load transient improvement and converter size reduction are divided into control-based and
topology-based solutions [6].
The topology based solutions achieve the size reduction by achieving one or more fea-
tures which are listed below:
1. increase the inductor current ripple frequency (switching node frequency),
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2. decrease voltage swing across the switching node,
3. enable high frequency operation by decreasing the switching losses.
The soft-switching topologies like quasi-resonant converters topologies reduce the switch-
ing losses in order to enable the converter to operate at higher frequencies. Soft-switching
topologies usually need extra passive elements to generate the zero-voltage switching (ZVS)
and/or zero-current switching (ZCS) [9]. On the other hand, the multilevel and hybrid
topologies achieve significant reduction in the inductor size using additional active and ca-
pacitive passive components. In the multi-level topologies, the voltage swing across the
switching node and the voltage stress across the devices are reduced by (N − 1), where
N is the number of levels. The effective switching frequency is increased by (N − 1)
across the switching node [10]. Recently, the 3-level flying capacitor (3L-FC) topology is
proposed as a potential alternative for the conventional topologies for integrated solutions
[5, 6, 10–14].
1.2 Objectives and Contribution
This PhD program aims at exploring potential alternatives to the conventional step-down
topologies. The end goal is to identify conversion architectures which are able to overcome
the challenges of high efficiency, space constraints, and fast transient response of the new
generation of automotive controllers.
The Ph.D. program contribution proceeds along the following lines:
1. Development of the operating constraints of the quasi-resonant Buck converter by
studying the converter steady-state behavior in case of using constant off-time vari-
able frequency controller,
2. Development of a deadbeat digital online efficiency optimization technique which
predicts the minimal switching voltage operating point in one switching cycle, in
addition to input voltage range extension and compressed operating frequency varia-
tions capabilities,
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3. In-depth investigation of the 3LFC Buck converter stability under valley and peak
current mode control,
4. Development of a stability criterion for the peak/valley current mode controlled 3L-
FC converter. The methodology which describes the static instability in the current
loop due to the subharmonic oscillation, in addition to full description of the flying-
capacitor voltage stability and balancing features,
5. Development of a sensor-less digital stabilizing approach for peak current programmed
controlled 3LFC converter based on two different mixed signal architectures.
1.3 Thesis overview
1.3.1 Introduction
Reduced switching losses is the key feature in the soft-switching converters, which en-
ables such topologies to work on higher operating frequencies. The high operating fre-
quency improves the converter dynamics and reduces the converter size. However, the
soft-switching topologies usually need extra passive elements to generate the zero-voltage
switching (ZVS) and/or zero-current switching (ZCS) states [9]. The quasi-resonant buck
converter is investigated as an integrated solution in this thesis as will be shown in chap-
ter 2.
Reduced voltage swing across the switching node and increased ripple frequency are
the most attractive properties of the multilevel topologies. In the neutral point clamped
topology these features are achieved by adding an additional active element. On the other
hand, with additional hybrid compination of capacitive passive and active components in
the multi-level converters the same features are adopted [15]. On one hand, in the multi-
level topologies the voltage swing across the switching node and the voltage stress across
the devices are reduced by (N − 1). On the other hand, the effective switching frequency
is increased by (N − 1) across the switching node where N is the number of levels [10].
Recently, the three-level flying-capacitor topology is gained the researchers attention as a
potential topology for the low-power low-voltage applications [5, 6, 10–14].
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The work presented in this thesis investigates two high-frequency dc-dc step down
topologies, zero-voltage switching quasi-resonant Buck and three level flying capacitor
Buck converters, which are investigated in chapter 2 and chapter 3 respectively. An overview
of the topologies under study and the related proposed control techniques is introduced in
the next subsections.
1.3.2 Zero-voltage switching quasi-resonant Buck topology
A tank network is used in the quasi-resonant converter (QRC) in order to generate an
oscillating voltage across the switching node. Hence, the upper MOSFET is turned on
with zero-voltage switching (ZVS). Soft-switching mechanism theoretically eliminates the
switching dynamics (zero dv/dt). Therefore, the switching losses at turn-on instant theo-
retically equals zero [2]. Moreover, the reverse recovery losses of the freewheeling diode
is inherently eliminated with the asynchronous operation of the upper and lower switches.
However, in the conventionally controlled QRC one of the subintervals is imposed by
the tank network resonance. Hence, using variable frequency control architecture is nec-
essary [9]. An on-off control scheme with hysteretic override is proposed in [2] to present
a constant operating frequency solution. However, that technique leads to a reduced dy-
namic response and higher output capacitance. Besides, the operation of the conventional
QRC is load and circuit parameters dependent [9]. Consequently, the QRC has a drawback
of narrow input voltage and load operating ranges. Accordingly, the converter efficiency
optimization and extension of the operating ranges are interesting research points to be in-
vestigated. A deadbeat digital online efficiency optimization technique capable of extend-
ing the input voltage range and reducing the operating frequency variations is developed
in this work [16]. The proposed controller is reported in chapter 2 with simulation and
experimental assessment.
The main goal of the program targets a solution for an automotive application with
a high degree of integration. Hence, the variable switching frequency, increased voltage
stress on the upper switch, and increased magnetic elements are the vital drawbacks which
motivated the author to investigate other alternatives.
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1.3.3 Three-level flying-capacitor topology
The significant reduction in the output filter size and many other attractive features nom-
inate the three-level flying-capacitor (3LFC) as a potential candidate for high-frequency
high-efficiency integrated solutions.
Steady-state ideal operation in addition to the challenges faces the adoption of the 3LFC
topology are discussed in chapter 3. Most of the attractive features of the 3LFC rely on that,
FC voltage is balanced at Vfly =
Vg
2
. Two main challenges related to flying capacitor (FC)
voltage are recognized in the literature, converter starting and FC voltage balancing.
FC has no charge at starting, hence the switches suffer from higher voltage stress during
start-up. In [5] a start-up routine is proposed to charge the FC voltage at Vg
2
before starting
the normal operation. However, in such solution the upper switch must block the full input
voltage directly after power-up until the starting of charging circuitry. That problem is
recently addressed in [17].
On the other hand, under the ideal conditions the FC voltage is self balanced during nor-
mal operation. However, in practice due to the circuit parasitics and asymmetrical delays,
the FC voltage is unbalanced. Hence, using an active balancing methodology is essential.
Otherwise, the topology loses most of its features [5, 7, 14, 18]. In the literature many FC
voltage stabilizing techniques have been proposed. The techniques in [14] and [19] require
FC voltage sensing in order to balance the corresponding voltage. An inherent self balanc-
ing feature associated with valley current mode control is proposed in [5] and [20]. The FC
voltage balancing methodologies are reported in details in chapter 3.
1.3.4 Stability properties of the three-levels flying-capacitor Buck Con-
verter Under valley or peak current-programmed-control
The CMC is attractive for dc-dc applications due to the fact that tightly controlled induc-
tor current results in more robust and simpler wide-bandwidth control [21]. Moreover, the
CMC naturally ensures system stability against input voltage variations, the performance
which is highly required in the specifications of automotive applications. Theory of CMC
for basic Buck, Boost and Buck-Boost converters is well covered by numerous papers and
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textbooks, and many small-signal modeling techniques have been disclosed which rely on
averaging techniques [22–25] as well as describing function methods [26]. On the other
hand, the additional state variable due to the presence of the FC in the 3L-FC topology
complicates the stability analysis of the topology under-study. Therefore, the stability prop-
erties of the 3LFC topology under valley and peak current mode control considering both
current loop static stability and FC voltage stability is presented in chapter 4.
The current subharmonic oscillations boundaries are developed when the FC voltage
is replaced with a constant voltage source. By considering a weak coupling between the
FC voltage and inductor current, then the hypothesis of large FC has no effect on the va-
lidity of the proposed stability analysis. The aforementioned assumption is discussed in
chapter 4. The minimal compensation ramp slope required to suppress the current static
subharmonic oscillation is calculated. As for the FC voltage stability, the FC voltage in V-
CMC converter is found inherently stable once the current static instability is compensated
by a compensation ramp – a property which has been highlighted in the literature but never
formally proven. On the other hand, P-CMC converter results to be inherently unstable,
due to the FC voltage runaway phenomena, unless the converter is running with relatively
large peak-to-peak current ripple. The minimal current ripple required in order to stabilize
the P-CMC is calculated. The stability study, which is presented in chapter 4, is proposed
in [27, 28].
1.3.5 Sensorless stabilizing approach of peak-current-programmed con-
trolled three-levels flying-capacitor converter
The P-CMC is commonly used in dc-dc converters due to the inherent over current pro-
tection feature [29–34]. However, the P-CMC 3LFC is inherently unstable. Therefore,
the author presents in chapter 5 two sensorless mixed-signal stabilizing architectures for
P-CMC 3L-FC converter. The proposed approach measures the duty command difference
D2−D1 in order to detect the FC voltage unbalance. Accordingly, the proposed technique
offers reduced size beside the input voltage independent operation.
Finally, chapter 6 draws the main conclusions summarizing the relevant results achieved
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by the Ph.D. activity. Proposals for future works and subjects for further investigations are
also outlined.
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Chapter 2
Quasi-Resonant Buck Converter
2.1 Quasi-Resonant Buck Converter State of the Art
Generally, an inductor-capacitor based tank network is connected to modify a conventional
topology to work in the quasi-resonant mode. Many configurations are addressed in the
textbooks like in [22]. Quasi-resonant operation can bring a significant reduction in the
switching losses with improved EMI capabilities [9, 22]. However, many challenges stand
behind the wide adoption of the quasi resonant topologies especially in the automotive
application. In particular the variable switching frequency operation and limiting the effi-
ciency improvement to narrow input voltage and load operating ranges are more relevant to
the target application. Here, one of the quasi-resonant zero-voltage-switching (ZVS) buck
converter topology configurations, shown in Fig. 2-1(a), is investigated. The tank network
consists of a resonant capacitor Cr, which is connected between the switching node and the
ground, and a resonant inductor Lr which is connected between the switching node and the
freewheeling diode (FWD) as shown in Fig. 2-1(a). Under the small ripple approximation,
the output stage can be approximately replaced with a current source as shown in Fig. 2-
1(b). In order to investigate the steady-state operation of the topology under study, ideal
conditions are assumed which are listed below:
1. No MOSFET on resistance.
2. No diodes forward voltages.
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3. Ideal inductances.
4. Ideal capacitances.
5. Small ripple approximation (SRA) on output inductor Lo.
In addition, some basic parameters related to the oscillating behavior of the tank network
should be defined.
During the freewheeling period the tank network starts to oscillate with a natural angu-
lar frequency ωr given by
ωr =
√
1
LrCr
. (2.1)
That oscillation may enable the power switch to be switched ON at zero voltage. The peak
of the oscillating voltage is a function in the tank characteristic impedance Z0, which is
given by
Z0 =
√
Lr
Cr
, (2.2)
and load current Io. Operating the converter under the ZVS mechanism has an essential
condition which is defined by
J ≥ 1, (2.3)
where J is the ratio between absolute resonant voltage peak and input voltage level which
given by
J =
IoZ0
Vg
. (2.4)
According to (2.3) and (2.4), one of the drawbacks of the topology under study is that the
power switch must block a voltage Vblk during turn off given by
Vblk = Vg(1 + J), (2.5)
which is at least twice the input voltage level Vg.
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Figure 2-1: Quasi-resonant buck converter: (a) converter topology and (b) the output stage under
small ripple approximation
2.1.1 Ideal Steady State Operation
The converter voltage conversion ratio µ is the ratio between the output voltage Vo and
the input voltage Vg. The converter output voltage is always equal to the average of the
voltage across the freewheeling diode 〈vD〉Ts . Therefore, deriving an expression for the
voltage conversion ratio µ requires the freewheeling diode voltage to be averaged over one
switching cycle.
A converter operated with ZVS has four topological states, as shown in the steady-state
waveforms reported in Fig. 2-2, which are defined by four conduction angles α, β, γ, and
δ. Each topological state is investigated to derive the conduction angles (α, β, γ, and δ)
and freewheeling diode voltage expressions.
First topological state α
Here the power switch turn off instant is considered the beginning of the switching cycle.
The converter enters the first topological state, defined by the sub-interval α and shown
in Fig. 2-3(a), after the switch turns OFF. At turn off instant, the resonant capacitor Cr is
13
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Figure 2-2: Quasi-resonant ZVS operated buck converter steady-state waveforms
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Figure 2-3: ZVS operated QRC topological states under SRA assumption
initially charged with a voltage equal to Vg. Afterwards, the capacitor starts to discharge
linearly. The subinterval α ends at the operating point where Vr = 0. Hence, the conduction
angle α is given by
α =
Vg
Z0Io
=
1
J
. (2.6)
FWD voltage (vD) during conduction angle (α) is given by
vDα(θ) = Vg − IoZ0θ. (2.7)
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Second topological state β
At the beginning of the subinterval β the resonant tank starts to oscillate and the converter
enters the second topological state shown in Fig. 2-3(b). By considering the ZVS operation,
the subinterval β ends when the resonant voltage vr = Vg. Then, the conduction angle β is
given by
β = pi + arcsin
( 1
J
)
. (2.8)
The conduction angle β defined in (2.8) is valid under the condition of J ≥ 1. The FWD
voltage will given by
vDβ(θ) = 0, (2.9)
during the conduction angle β.
Third topological state γ
The third topological state, shown in Fig. 2-3(c), starts by turning on the power switch. The
resonant node will be connected to the input source voltage Vg and the resonant capacitor
Cr acts as input filter. The resonant current ir starts to increase linearly from an initial value
ir(α + β), which is given by
ir(α + β) = Io cos(β), (2.10)
to the output current level Io. At resonant current ir = Io the subinterval γ, which is given
by
γ = J
(
1 +
√
1− 1
J2
)
, (2.11)
ends and the FWD is turned OFF. Consequently, the FWD voltage during sub-interval γ is
given by
vDγ (θ) = 0. (2.12)
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Fourth topological state δ
The fourth topological state, shown in Fig. 2-3(d), equals the switch ON time. Conse-
quently, the conduction angle δ is simply expressed by
δ =
2pi
F
− 1
J
− pi − arcsin ( 1
J
)− J(1 +√1− 1
J2
)
, (2.13)
where the frequency ratio F is given by
F =
fs
fr
. (2.14)
fs and fr are the switching and resonant frequencies respectively. The FWD is OFF during
the sub-interval δ, accordingly, the FWD voltage (vD) will be given by
vDδ(θ) = Vg. (2.15)
Steady-state voltage conversion ratio µ
The average value of the output voltage can be deducted by calculating the average of the
FWD voltage in one switching cycle [22]. Hence, the voltage transfer ratio of the ideal
ZVS operated quasi-resonant buck converter µ is given by
µ = 1− F
2pi
[
1
2J
+ pi + arcsin
( 1
J
)
+ J
(
1 +
√
1− 1
J2
)]
. (2.16)
2.1.2 ZVS Mechanism and System Boundaries
As mentioned earlier the ZVS operation depends on the value of J . The converter resonant
voltage vr, resonant current ir, and gate signal c(θ) steady-state waveforms are observed,
at three different values of J (J1 > 1, J2 = 1, and J3 < 1), in order to demonstrate the
aforementioned dependency.
• J = J1 > 1:
Generally, the resonant voltage reaches the input voltage level when the conduction
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angle θ = α + β, under the condition J > 1. As shown in Fig. 2-4(a), in such
operating condition the switch is turned ON when the resonant current has a negative
initial value defined in (2.10).
• J = J2 = 1:
However, as in the last case the voltage reaches the input voltage level at the same
conduction angle, but the initial current at switch turning ON instant is zero. Hence,
the converter with J = 1 is operated under zero-voltage and zero-current switching,
as shown in Fig. 2-4(b). The operating point where β = 3pi
2
.
• J = J3 < 1:
The resonant voltage never reaches the input voltage level in the operating mode
where J < 1, and the ZVS operation is not either granted. However, by switching
the converter at the zero-current-switching (ZCS) operating point, where β = 3pi
2
, the
power switch is turned ON with the minimal voltage, as shown in Fig. 2-4(c). The
aforementioned operating point is declared the partial hard-switching in this work.
So far the operation of the converter under study is investigated with ideal conditions and at
the minimum switching voltage operating point. The operating point in which the voltage
across the switch before turn on is zero if j ≥ 1 and minimum value at J < 1. In the follow-
ing section the converter operation is analyzed away from the minimum switching voltage
operating point. The digression clarifies the system boundaries and system limitations.
2.1.3 Operation away from the minimum switching voltage operating
point
Delayed turn ON with J > 1
Delaying the switching on instant with an angle ζ after the ZVS point forces the switch’s
body diode to conduct. Accordingly, the resonant voltage will be clipped at vr = Vg as
shown in Fig. 2-5(a). As shown there is no change in the converter topological states, in
this case the converter has the same third topological state γ of the normal operation. The
converter will not enter a different topological state until the delay angle ζ exceeds the
17
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(c) Steady-state waveforms with J < 1
Figure 2-4: Resonant voltage vr, resonant current ir, and gate signal c(θ) steady-state waveforms
in three different operating conditions: (a) J > 1, (b) J = 1, and (c) J < 1
maximum value ζmax, which is given by
ζmax =
√
J2 − 1, (2.17)
as shown in Fig. 2-5(b). At the maximum delay angle ζmax the converter is operated under
ZVS and ZCS as shown in Fig. 2-5(c). Hence, increasing the turn-off time has no effect on
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(a) Steady-state waveforms ζ < ζmax
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(c) Steady-state waveforms ζ = ζmax
Figure 2-5: Resonant voltage vr, resonant current ir, and gate signal c(θ) steady-state waveforms
when the turn ON instant is delayed with angle ζ: (a) ζ < ζmax, (b) ζ > ζmax, and (c) ζ = ζmax
the voltage conversion ratio unless the converter enters another oscillating period, which
results in increasing the resonant inductor losses.
Effect of MOSFET body diode forward voltage drop
The reason why delaying the turn-on instant has no effect on the topological states is the
hypothesis of ideal conditions. In practice, the power switch’s body diode conducts during
19
2.1. Quasi-Resonant Buck Converter State of the Art
0
0 Θs
α β ζ γ δ
vr vDir c(θ)Vg
Vdf
Io
−Z0Io
pi
θ(rad)
Figure 2-6: QRC waveforms by considering body-diode forward voltage Vdf and turning ON delay
ζ
the subinterval ζ . Then, considering a non-zero forward voltage Vdf of the body diode,
results in a change in the voltage conversion ratio, due to the change in the voltage across
the FWD during the body diode conduction angle ζ , as shown in Fig. 2-6. The voltage
conversion ratio under such condition is given by
µ = 1− F
2pi
[
1
2J
+ pi + arcsin
(Vg + Vdf
JVg
)
+ J
[
1 +
√
1−
(
Vg + Vdf
JVg
)2]
− Vdf
Vg
ζ
]
.
(2.18)
In order to quantify the effect of the body diode forward voltage, the variation in the volt-
age conversion ratio is calculated according to the variations in the conduction angle ζ at
different values of the normalized forward voltage Vdf
Vg
, as shown in Fig. 2-7. The additional
topological state, which is imposed due to the delayed turn-on and diode forward voltage,
has a minor effect on the overall voltage conversion ratio µ.
Delayed turn ON with J ≤ 1
When J = 1, the ZVS switching instant is also synchronized with the ZCS instant
ir(α + β) = 0. The power MOSFET turn ON instant occurs when the resonant volt-
age reaches the maximum value Vg as shown in Fig. 2-4(b). Consequently, the body diode
will never conduct and in this case the maximum delay angle ζmax = 0. Similarly, the
same when J < 1 except that in the normal operation switching ON occurs at partial hard-
switching as shown in Fig. 2-4(c). Partial hard-switching means when the switch is turned
20
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Figure 2-7: Variation in the voltage transfer ratio according to variations in the normalized body
diode forward voltage (VdfVg ) and turning ON delay angle ζ
ON with voltage difference less than input voltage level. Accordingly, in case of J ≤ 1,
turn on instant delay enables the switching node voltage to continue oscillating with the
tank network natural frequency ωr, where the MOSFET body diode is always reverse bi-
ased.
Early turning ON
Anticipating the turn-on instant before the ZVS point enables the converter to operate into
two different operating regions according to value of the subinterval β and regardless of
the tank voltage ratio J .
As shown earlier turning on the power switch at β = pi+arcsin( 1
J
) enables the converter
to work with zero voltage across the switch during turn-on. Otherwise, anticipating turn-
on at β = pi puts the power switch under voltage stress at turn-on equals Vg, as shown in
Fig. 2-8(a). In the region between β = pi and β = pi + arcsin( 1
J
) the converter operates
in what is called the partial hard-switching operating region, the case which is shown in
Fig. 2-8(b). In that operating condition, the voltage stress across the switch at turn-on is
vsw(β) < Vg. At the boundary of the partial hard-switching operating region where β = pi
the switching frequency is given by
fs,β=pi =
(
1−D)ωr
pi +
1
J
, (2.19)
At that given frequency the capacitive switching losses are comparable with those of a
21
2.1. Quasi-Resonant Buck Converter State of the Art
0
Vg
0 α α+ β
pi
θ(rad)
Vsw;ON
vr
vD c(θ)
At β = pi
Vsw;ON = Vg
(a) QRC operated before ZVS with β = pi, Vsw,ON =
J cos(β) = Vg
0
0
θ(rad)
α
pi
β
Vg
vr
vD
c(θ)
At
pi < β < pi + α
partial hard
switching
Vsw;ON
α+ β
(b) QRC partial hard-switching operating region with
pi < β < pi + arcsin( 1J ), Vsw,ON = J cos(β) < Vg
0
0
Vg
α α+ β
θ(rad)
Vsw;ON
c(θ)
vr
vD
At 0 < β < pi
losses>conv.
Buck
(c) QRC high switching losses operating region with 0 <
β < pi, Vsw,ON = J cos(β) > Vg
Figure 2-8: Resonant voltage vr, diode voltage vD, and gate signal c(θ) steady-state waveforms
when the turn ON instant is anticipated before the ZVS operating point: (a) β = pi, (b) pi < β <
pi + arcsin( 1J ), and (c) 0 < β < pi
hard-switched Buck converter. This operating point will be later considered as the worst
case condition. The input voltage at such operating point is considered the maximum value
beyond which advantages of the quasi resonant structure are lost. The MOSFET in the
region 0 < β < pi is exposed to a higher voltage stress than that in the conventional buck
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Figure 2-9: QRC operated before ZVS with TOFF < αωr
converter, as shown in Fig. 2-8(c), resulting on higher switching losses
As shown in Fig. 2-8 the converter switches between two topological states during the
turn-off time TOFF , when the FWD starts to conduct after the subinterval α. Hence, at the
operating point when TOFF = αωr the FWD has a zero conduction period β = 0, and the
operating frequency at that particular operating point is given by
fsmax,β=0 = J
(
1−D)ωr. (2.20)
Afterwards, the converter entirely loses the switching operation of the FWD with TOFF <
α
ωr
and hence vD = vr which leads to continuous voltage across the output filter stage, as
shown in Fig. 2-9. That operating condition most likely happens at light loads when the
resonant capacitor voltage is slowly discharging due to the low current in the output filter
inductor which may leads to TOFF < αωr .
2.2 Voltage Mode Control
2.2.1 Constant OFF-Time Controller
As shown in (2.16) the output voltage depends on the switching frequency. Therefore,
according to the analysis shown earlier in subsection 2.1.3, the constant OFF time variable
frequency modulator is used conventionally for output voltage regulation loop in the QRC
control, as shown in Fig. 2-10.
Observe that ZVS condition (2.3) is only satisfied over a certain range of input volt-
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Figure 2-10: Conventional QRC output voltage regulation loop
ages and load currents, while it is violated under light load conditions and/or at high input
voltages. The operating point where the voltage across the switch before turn-on becomes
equal to Vg is the worst case condition and the input voltage at such operating point is
considered as the maximum input voltage and given by
Vg,wc = Z0Io(ωrTOFF − pi), (2.21)
where at Vg = Vg,wc the situation becomes comparable with that of a conventional syn-
chronous Buck converter.
ON-time and operating frequency limitation
The ON time must be large enough to allow the freewheeling diode (FWD) to turn off,
otherwise the converter will lose the conversion action. Hence, the minimum ON time
TONmin will be defined when the sub-interval δ = 0 and given by
TONmin =
γ
ωr
. (2.22)
Considering the constant OFF-time modulator then the maximum switching frequency will
be given by
fs,max =
1
TOFF +
γ
ωr
, (2.23)
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recalling the expressions of γ and J from (2.11) and (2.4) respectively, then the expression
of maximum operating frequency in (2.23) will be given by
fs,max =
1
TOFF +
IoZ0
Vg
(
1+
√
1−
(
Vg
IoZ0
)2 )
ωr
. (2.24)
Practically, with input voltage and/or load current variations the constant OFF-time con-
troller responds by changing the modulating signal ON-time, and hence the operating fre-
quency. For example, with a constant input voltage Vg the controller increases the operating
frequency in order to compensate a load current reduction perturbation. At the load cur-
rent level where the (2.22) is true, the converter operates with the maximum operating
frequency. Afterwards, the converter will entirely loose the regulation action.
2.3 Proposed Digital Efficiency Optimization Technique
So far the converter analysis shows the strong dependency of the operation and boundary
conditions on the circuit and operating parameters. Consequently, in this section the devel-
oped digital efficiency optimization technique is reported. The technique has the advantage
of reducing the converter operation dependency on the circuit parameters, in addition to
extending the converter operating range.
2.3.1 Introduction
Sensing the variation in the circuit parameters and operating condition, in order to improve
the QRC operation, is quite challenging and increases the system complexity. In this work,
a simplified mixed-signal architecture is proposed in order to improve the overall perfor-
mance of the converter under study.
Variation in the converter input voltage and load current may be represented in a varia-
tion of J . The time from turn-off instant until the FWD turn-on instant, where the resonant
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voltage cross zero value to negative, as shown in Fig. 2-11(a), is given by
tα =
1
Jωr
. (2.25)
Accordingly, sensing the time tα inherently gives a sense about the input voltage, load
current, and tank network parameters variations. Moreover, the time between the positive-
slope zero-crossing of the resonant voltage and the optimum turn-on instant tλ is given
by
tλ =
arcsin(ωrtα)
ωr
, (2.26)
as long as the ZVS condition J > 1 is fulfilled, as shown in Fig. 2-11(a). Otherwise, the
optimum turn-on instant, with minimal voltage across the switch before turn-on and ZCS,
is pi
2
away from the positive-slope zero-crossing of the resonant voltage. Hence, in a such
condition the time tλ is given by
tλ|J≤1 =
pi
2ωr
, (2.27)
regardless of the operating condition, as shown in Fig. 2-11(b). Therefore, the technique
relies on, firstly, measuring the time between turn off instant and resonant voltage negative
slope zero-crossing tα. Subsequently, the ZVS turn on instant is simply generated tα after
the resonant voltage positive slope zero crossing in case of tα < pi2ωr . Otherwise, the opti-
mum turn on instant is always after pi
2ωr
from the vr positive zero-crossing. Consequently,
the core of the proposed technique relies on the approximation,
tλ =
tα α <
pi
2
pi
2ωr
α ≥ pi
2
(2.28)
That approximation tλ ≈ tα is only true around small values of the angle α mathematically,
however, as will be shown later, such approximation has a minor effect on the converter
performance and efficiency even for higher values of α. Consequently, by measuring tα and
replicating such interval after the positive-slope zero-crossing of resonant voltage for the
generation of the switch turn-on, ZVS is automatically achieved. Moreover, the optimum
turn-on instant is pi
2ωr
after the second zero-crossing of resonant voltage for all values of
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Figure 2-11: Proposed technique basic concept: (a) J > 1 and (b) J ≤ 1
tα ≥ pi2ωr .
As clarified above, and as it will be further validated in the simulation and experimental
results, such control strategy provides a near-optimal determination of the turn-on instant:
within the ZVS range J ≥ 1, the switch is turned-on as soon as vr = Vg, i.e. Vsw,on = 0;
outside the ZVS range J < 1 the switch is turned on in close proximity of the peak of
the resonant voltage vr, therefore mitigating hardswitching losses. Observe that this has
the beneficial side effect of minimizing freewheeling conduction losses of the switch body
diode.
2.3.2 Digital implementation and limitations
According to the system block diagram shown in Fig. 2-12, the constant TOFF modulator in
the conventional system is replaced with programmable TOFF modulator (P-TOFF PWM).
The operation of the proposed system is described with the following steps:
1. A delay-line or a counter starts after the power switch turn-off instant,
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Figure 2-12: Proposed controller block diagram
2. An analogue comparator is used to generate a latch signal for the value which is
generated by the delay-line/counter at the negative-slope zero-crossing of vr,
3. The latched value is saturated at the pi
2
digital equivalent,
4. Another delay line/counter starts after vr positive-slope zero-crossing,
5. A digital comparator is used to compare the value of the second delay-line/counter
with the latched value to generate the optimum turn-on trigger signal.
Measurement of interval α is affected by errors and inaccuracies originating from:
• Zero-crossing propagation delay TZC ;
• Gate-drive circuitry propagation delay TGD;
• Switch turn-on and turn-off propagation delays Tswitch;
• Digital circuits (latches and comparators) propagation delays Tdigital.
As long as such delays can be represented or approximated as a constant source of er-
ror Terror, their combined effect can be compensated in various ways, depending on the
implementation technique.
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Figure 2-13: Error compensation in the measurement of α in the case of delay-line implementa-
tion.
If a delay-line is used to provide a thermometric coding of α, delay compensation can
be simply achieved, as shown in Fig. 2-13, by discarding a certain number nC of bits
equivalent to Terror. In a counter-based implementation, on the other hand, one could
simply subtract Terror from the measured time.
2.3.3 Input voltage range extension
With constant off-time modulation, the worst-case condition Vsw,on = Vg – at which hard-
switching losses are comparable with those of a hard-switched Buck converter – defines an
upper value for Vg beyond which advantages of a quasi-resonant structure are lost. With
the proposed controller, on the other hand, one always has Vsw,on < Vg. In other words, for
a given maximum Vsw,on decided at the design stage, the input voltage range of the QRBC
is significantly extended when the proposed controller is used. Consider a 5 V-to-3.3 V,
500 mA with Lr = 1 µH and Cr ≈ 11 nF (Z0 ≈ 9.5 Ω) and assume a fixed off-time is
designed to achieve J = 1 at nominal input voltage and maximum load current. At such
operating point one has, in virtue of (2.25) and (2.26),
ωrTOFF = α + β = 1 +
3
2
pi, (2.29)
and the worst-case input voltage (2.21) with constant off-time modulation is Vg,wc ≈ 12 V.
Steady-state waveforms are reported in Fig. 2-14(a). By optimizing the off-time inter-
val with the proposed controller, on the other hand, one achieves approximately the same
Vsw,on ≈ 12 V at Vg ≈ 16.6 V, as illustrated in Fig. 2-14(b). More generally, the relation-
29
2.3. Proposed Digital Efficiency Optimization Technique
ships between normalized Vsw,on and Vg for a standard Buck converter, a constant off-time
QRBC and a QRBC optimized with the proposed controller, are compared in Fig. 2-15 for
the above-mentioned design example.
0
0 0:25 0:5 0:75 1 1:25 1:5 1:75 2
t(µs)
ir(200mA=div)vr(4V=div)
c(t)
(a)
0
0 0:375 0:75 1:125 1:5 1:875 2:25 2:625 3
t(µs)
ir(200mA=div) vr(4V=div)
c(t)
(b)
Figure 2-14: Simulated resonant voltage vr, resonant current ir and gating signal c of the QRBC
operated under (a) constant off-time modulation and input voltage Vg ≈ 12V, and (b) proposed
optimized modulation and input voltage Vg ≈ 16.6V. Switch turn-on voltage is Vsw,on ≈ 12V in
both cases.
2.3.4 Compression of Switching Frequency Variation Range
As shown earlier, the freewheeling diode OFF-interval TOFF,FWD is
TOFF,FWD = TOFF − α
ωr
+
γ
ωr
. (2.30)
Since α is proportional to Vg and inversely proportional to Io, TOFF,FWD decreases for increas-
ing input voltages and increases with increasing load current levels. Since the converter
output voltage is equal to the average voltage VD across the freewheeling diode, impact
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Figure 2-16: Experimental prototype.
of Vg and Io on TOFF,FWD translates into wide switching rate variations required for output
voltage regulation.
With the proposed optimization technique, on the other hand, the off-time is inherently
increased with increasing input voltages and/or decreasing load currents, partially com-
pensating the above effect. This leads to a much more compressed range of switching
frequency variation, which is an interesting feature in a variable-switching rate controller.
This advantage of the proposed approach is verified experimentally in subsection 2.3.5.
2.3.5 Experimental results
A 5 V-to-3.3 V, 500 mA QRBC converter is prototyped using discrete components, as
shown in Fig. 2-16, with the parameters reported in Table 2.1. A commercial FPGA
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Figure 2-17: Practical implementation of the proposed technique.
development board is used to implement the digital voltage compensation loop and the
proposed turn-on optimization loop as shown in Fig. 2-17. Voltage compensator is devel-
oped according to the quasi-resonant converter small signal model presented in [22,35–38].
Fig. 2-18(a) and Fig. 2-18(b) respectively report the steady-state waveforms at full load cur-
rent and nominal input voltage Vg = 5 V with a conventional constant off-time modulation
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Table 2.1: Experimental prototype parameters
Input voltage Vg 5 V
Output voltage Vo 3.3 V
Output current Io 500 mA
Nominal switching frequency fs 500 kHz
Resonant capacitor Cr 11 nF
Resonant Inductor Lr 1 µH
Filter inductance Lo 33 µH
Filter capacitance Co 680 nF
P-MOS BSP170P
Free-wheeling diode VS-10BQ030PbF
Gate-drive IC UCC27211A
Zero-crossing detector TLV3501
Feedback amplifier LMH6551Q
ADC AD9226
FPGA EP2C20F484C7
and with the proposed technique. The worst-case input voltage for this converter, as de-
fined in (2.21), is Vg = 11.3 V, which also corresponds to the switch voltage at turn-on.
The small mismatch between the analytical worst-case voltage ≈12 V and the experimen-
tal measured value 11.3 V is due to the damping effect of circuit parasitics. Experimental
steady-state waveforms at such operating point and with a conventional constant off-time
modulation are shown in Fig. 2-18(c), matching the simulation results shown earlier in
Fig. 2-14(a). Once the proposed controller is enabled, an approximately 4 V reduction in
the switch voltage at turn-on is achieved, as shown in Fig. 2-18(d). Furthermore, the switch
turn-on action is performed under zero-current-switching (ZCS). Consequently, a substan-
tial efficiency improvement is expected outside the ZVS operating range as will be shown
later in the efficiency measurements. With the proposed digital optimizer enabled, the in-
put voltage can be further increased to Vg = 16 V, as shown in Fig. 2-18(e), confirming
the extension of available input voltage range enabled by the technique. At Vg = 16 V the
switch voltage at turn-on is Vsw,on ≈ 12 V.
Steady-state waveforms shown in Fig. 2-19(a) and Fig. 2-19(b) also illustrate that the
proposed digital optimizer extends the operating range in terms of minimum load current.
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Figure 2-18: Experimental steady-state waveforms at full load current Io = 500mA: (a) nominal
operating point Vg = 5V with constant off-time modulation, (b) nominal operating point Vg = 5V
with proposed optimization technique, (c) worst-case input voltage Vg,wc = 11.3V with constant
off-time modulation (Vsw,on = 11.3V), (d) Vg = 11.3V with proposed optimization technique
(Vsw,on = 7V), and (e) maximum input voltage Vg = 16V with proposed optimization technique
(Vsw,on = 12V).
Moreover, the proposed optimizer is introduced with the deadbeat operation feature, where
the developed architecture is able to predict the optimum turn-on instant on cycle basis.
Hence, as shown in Fig. 2-20 during a 50 %-100 % load step the developed controller is
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Figure 2-19: Experimental steady-state waveforms: (a) results at input voltage (Vg = 7V) and
load current (Io = 139mA) with constant off-time modulation and (b) results at input voltage
(Vg = 7V) and load current (Io = 100mA) with proposed controller.
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Figure 2-20: 50%-100% load step verifies the deadbeat operation of the converter.
cycle-by-cycle following the optimum turn-on point.
Experimental Efficiency Measurements
The prototype is tested with different input voltages and load currents. Corresponding effi-
ciency plots are reported in Fig. 2-21(a) and Fig. 2-21(b).
As expected, the conventional and proposed technique exhibit comparable efficiency fig-
ures around the nominal operating point. On the other hand, significant improvement in
the converter efficiency at light loads and away from the nominal input voltage can be ob-
served by comparing the results shown in Fig. 2-21(a) and Fig. 2-21(b). As anticipated
in subsection 2.3.4, proposed optimization technique compresses the switching frequency
variation range, as shown in Fig. 2-22(a) and Fig. 2-22(b). Notice that the decreased switch-
ing frequency, in addition to decreased switch turn-on voltage Vsw,on, improve the converter
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Figure 2-21: Converter efficiency at different input voltages and load levels: (a) converter effi-
ciency at input voltage (Vg = 5V and 7V) and (b) converter efficiency at input voltage (Vg = 9V
and 11V).
efficiency significantly outside the ZVS range. Fixed gate driving losses, not included in
the above efficiency measurements, do not qualitatively change the impact of the proposed
technique. In an integrated realization of the converter, where the gate driving circuit can
be tailored to the integrated switch, such contribution can be significantly optimized.
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Figure 2-22: Converter switching frequency variations at different input voltages and load levels:
(a) switching frequency variations at input voltage (Vg = 5V and 7V) and (b) switching frequency
variations at input voltage (Vg = 9V and 11V).
2.4 Summary and Contribution
In this chapter, the zero-voltage switched quasi-resonant buck converter is studied in detail.
The converter investigation is extended to include the operation away from the minimum
voltage across the switch operating point, where the conventional controller limitations and
boundary conditions are reported. A low-complexity efficiency optimization technique for
high-frequency quasi-resonant buck converters is developed. The technique minimizes the
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voltage across the active switch at the device turn-on via a cycle-by-cycle digital correction
of the turn-off interval, while simultaneously extending the input voltage range of the con-
verter for a given maximum switch turn-on voltage. Furthermore, a beneficial side effect of
the proposed approach is a compression of the switching frequency variation range over a
conventional constant off-time modulation. The low-complexity of the proposed technique
makes it suitable to be embedded into an integrated controller. The approach is discussed
theoretically and with simulation examples, including provisions for compensating errors
arising in the involved time measurements. The technique is then experimentally verified
on a 5 V-to-3.3 V, 500 mA discrete QRC prototype, confirming the aforementioned advan-
tages. The analysis and results of the proposed digital efficiency optimization technique is
published in [16].
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Chapter 3
Three-level Flying-Capacitor dc-dc Buck
Converter
3.1 Introduction
Multi-level flying-capacitor converters were originally introduced in [15] as versatile multi-
level commutation cells in the context of high-voltage, high-power converter applications.
Later on, such architecture became attractive as a compact solution for the dual 42/14V
automotive system [18]. Even more recently, the three-level flying-capacitor (3LFC) topol-
ogy shown in Fig. 3-1(a) has gained interest for space-constrained low-voltage, low-power
conversion automotive applications [20, 39, 40]. By halving the voltage swing across the
filter inductance with respect to the traditional Buck converter, the 3LFC has the imme-
diate advantage of reducing the size of the magnetic element. Other attractive features
of the topology include a reduced MOSFET voltage rating, fast transient response and a
Buck-like, wide range voltage conversion ratio [1, 5–7, 10–12, 14, 19, 20].
One profound difference of the 3LFC converter with respect to traditional basic topolo-
gies is the presence of an additional state variable, i.e. the flying-capacitor (FC) voltage.
The importance of the FC voltage dynamics and control is well recognized in the literature
of both high-voltage multilevel converters [41–45] and low-power 3LFC [5, 7, 14]. As a
matter of fact, most of the real advantages of the 3LFC topology directly descend from the
FC voltage being stable and balanced, i.e. that its equilibrium point is stable and equal to
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Figure 3-1: Three-level flying-capacitor converter: (a) 3L-FC converter topology, (b) steady-state
waveforms in case of M < 0.5 and balanced FC-voltage, and (c) steady-state waveforms in case of
M > 0.5 and balanced FC-voltage
Vg
2
. For example, as long as the FC voltage is balanced, the switching node voltage swing
equals Vg
2
, with an effective switching frequency equal to twice of the switching rate 2fs, as
shown in Fig. 3-1(b)-(c), resulting in reduced inductor size by four times [5]. Voltage stress
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across the switches also critically depends on the value of the FC voltage. While the FC
voltage is self balanced in ideal conditions, mismatches associated with circuit parasitics,
power switches, and gate-drive circuits lead to FC voltage unbalance, offsetting many of
the above-mentioned benefits [5, 10, 14].
Two main challenges prevent the wide adoption of the 3LFC topology, both are related
to the FC-voltage. Firstly, at the startup the FC has zero voltage, hence the active switches
suffer from higher voltage stress at startup. The problem is addressed in [5] by applying
a startup routine which softly charges the FC until Vfly =
Vg
2
. However, still the upper
switch must block the full input voltage at the power-up until starting the FC charging.
The problem still presents an open research point in the topology under study, because
using a higher voltage rating device for the upper switch affects the efficiency improvement
achieved in the 3LFC. On the other hand, during the converter normal operation, ideally
the FC voltage is self-balanced. However, circuit parasitics and system tolerances lead to
FC-voltage unbalance. Consequently, the second challenge in the converter under study is
about developing a reliable control architecture which grantee balanced FC voltage while
the output voltage is kept well regulated. The issue which is addressed within this desertion.
3.2 Ideal Operating Modes
3.2.1 Introduction
In the 3LFC topology there are two groups of switches, i.e. (A1, B1) and (A2, B2). Switches
belonging to the same group are driven in a complementary fashion, while the two switch-
ing groups are driven with an interleaving delay equal to Ts/2. The interleaved switching
strategy splits the converter operation into two different operating modes according to volt-
age conversion ratio (M < 0.5) and (M > 0.5) as shown in Fig. 3-1(b)-(c) respectively.
Ideally the converter voltage conversion ratio M is equal the duty cycle D like the con-
ventional buck topology. Such modulating strategy enables the switching node voltage to
swing with voltage difference always equal to Vg
2
with a frequency equal to twice of the
switching rate. In the operating mode M < 0.5 the switching node voltage is modulated
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between 0 and Vg
2
, as shown in Fig. 3-1(b). On the other hand, the switching node voltage
is DC shifted by Vg
2
enabling the voltage swinging between Vg
2
and Vg in the operating mode
M > 0.5, as shown in Fig. 3-1(c). The reduced voltage variation across the switching node
in addition to the increased inductor and output capacitor voltage ripples frequencies give
the direct advantage of inductor size reduction and output capacitor size reduction by fac-
tors of 4 and 8 respectively compared to the conventional buck converter [46–48], as shown
in Fig. 3-2. However, the converter has an additional passive element which is the flying-
capacitor. A discussion regarding the passive elements design is shown later. It is important
to recognize that, although the output filter stage ripple has a fundamental frequency 2fs,
but the FC-voltage ripple and FC current has a base frequency of fs.
3.2.2 Operating mode with M < 0.5
With a voltage conversion ratio M < 0.5 the converter enters the first operating mode
with three topological states shown in Fig. 3-3(a)-(c). Within a single switching cycle
the converter switches between the first, second, and third topological states repeating the
second topological state twice. Hence, the switching sequence becomes (topological state
1)→(topological state 2)→(topological state 3)→(topological state 2). Consequently, as
the conventional buck converter, only two active switches are changing their states at the
same time. Considering ideal conditions, then the topological states are investigated as
follows.
First topological state
The first topological state shown in Fig. 3-3(a) switches A2 and B1 are on. The output
inductor current iL ramps up charging the flying and output capacitor. Meanwhile, the
switching node voltage vsw is given by
vsw = Vg − vfly. (3.1)
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Figure 3-2: Output filter normalized ripples variation against duty cycle in conventional buck
converter and 3LFC: (a) output inductor current normalized ripple and (b) output capacitor voltage
normalized ripple
Second topological state
Here, the inductor current is discharging, where B2 and A2 are turned on and off respec-
tively, as shown in Fig. 3-3(b). Accordingly, the FC is floating and switching node is
grounded (vsw = 0).
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(d) Fourth topological state A1 and A2 are ON
Figure 3-3: Three-level flying-capacitor converter topological states
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Third topological state
By turning off B1 and turning on A1 the converter switched to the third topological state
shown in Fig. 3-3(c). Here, the FC is directly connected to the switching node and dis-
charging into the output filter and load. Consequently, the switching node voltage is given
by vsw = vfly.
Afterwards, the converter repeats the topological state 2 before starting a new switching
cycle. Considering the ideal conditions hypothesis then the the switching node voltage
swings between 0 and Vg
2
twice/switching-cycle, where the output inductor current ripple
∆IL, output capacitor voltage ripple ∆Vo, and FC voltage ripple ∆Vfly are respectively
given by
∆IL,M < 0.5 =
VgD(0.5−D)
Lofs
, (3.2)
∆Vo,M < 0.5 =
VgD(0.5−D)
16LoCofs
2 , (3.3)
∆Vfly,M < 0.5 =
DIo
Cflyfs
, (3.4)
and represented in the steady-state waveforms shown in Fig. 3-1(b).
3.2.3 Operating mode with M > 0.5
Similarly, the converter switching between the first, third, and fourth topological states
within a single switching cycle in the operating mode M > 0.5. The converter repeats the
fourth topological state, shown in Fig. 3-3(d), twice in a single switching cycle. Hence, the
converter switching sequence in such condition is (topological state 4)→(topological state
1)→(topological state 4)→(topological state 3), where only two active switches change
states at the same time.
Fourth topological state
In this topological state both upper switches A1 and A2 are turned on, connecting the input
source across the switching node (vsw = Vg), as shown in Fig. 3-3(d). Meanwhile, the
inductor current is charging until A1 is turned off and B1 is on.
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Then the converter enters the first topological state, but in this operating mode the in-
ductor current decreases where the output voltage Vo >
Vg
2
. Hence, during the topological
state 1 the FC is charging where the FC current direction in the same direction of the induc-
tor current, as shown in Fig. 3-1(c). Subsequent, the converter switches to the fourth topo-
logical state again after turning A1 and B1 on and off respectively. Finally, the converter
switches to the third topological state when A2 is turned off, where the FC is discharging
with current ifly = −iL.
Although the switching node voltage swings with voltage difference Vg
2
like the first
operating mode, in the operating mode M > 0.5 the switching node oscillates between
Vg and
Vg
2
twice/switching-cycle. Consequently, the inductor current ripple, output voltage
ripple, and FC voltage ripple are respectively given by,
∆Io,M > 0.5 =
Vg(1−D)(D − 0.5)
Lofs
, (3.5)
∆Vo,M > 0.5 =
Vg(1−D)(D − 0.5)
16LoCofs
2 , (3.6)
∆Vfly,M > 0.5 =
(1−D)Io
Cflyfs
. (3.7)
3.3 Passive elements design
(3.2), (3.3), (3.4), (3.5), (3.6), and (3.7) are the basic design equations to select the passive
elements values.
3.3.1 Output filter size
For the output filter selection, like the conventional dc-dc converters, descending from the
operating frequency, maximum allowable output voltage ripple ∆Vo,max, devices ratings
constraints, then the maximum allowable inductor current ripple ∆IL,max is determined
accordingly. Then from (3.2) and (3.5) the minimum inductor Lo,min is given by
Lo,min,M < 0.5 =
VgM(0.5−M)
∆IL,maxfs
, (3.8)
46
CHAPTER 3. THREE-LEVEL FLYING-CAPACITOR DC-DC BUCK CONVERTER
Lo,min,M > 0.5 =
Vg(1−M)(M − 0.5)
∆IL,maxfs
, (3.9)
according to where the dc steady-state operating point is located, in the operating modes
M < 0.5 or M > 0.5 respectively. Accordingly, the output capacitance values for the
operating modes M < 0.5 and M > 0.5 are given respectively by,
Co,min,M < 0.5 =
VgD(0.5−D)
16Lo,min,M < 0.5∆Vo,maxfs
2 , (3.10)
Co,min,M > 0.5 =
Vg(1−D)(D − 0.5)
16Lo,min,M > 0.5∆Vo,maxfs
2 . (3.11)
3.3.2 Flying-capacitor value
The FC size has a direct impact on the switches voltage stress. Therefore, the maximum
FC-voltage ripple ∆Vfly,max depends on the input voltage level and the maximum allowable
voltage stress on the power switches ∆Vswitch,max, where,
∆Vfly,max = 2(∆Vswitch,max − Vg
2
). (3.12)
Then the value of the minimum FC Cfly,min is given by,
Cfly,min,M < 0.5 =
MIo
∆Vfly,maxfs
, (3.13)
Cfly,min,M > 0.5 =
(1−M)Io
∆Vfly,maxfs
, (3.14)
in the operating modes M < 0.5 and M > 0.5 respectively. For the purpose of size com-
parison between the 3LFC and the conventional buck converter, some researchers [11] put
another constraint on the FC selection, i.e. the total capacitance Cfly + Co is not greater
than the output capacitance of similar ripple buck converter operated with the same switch-
ing frequency. But, generally speaking the reduction in the magnetic element physical size
is much larger than the FC size, so even with higher total capacitance the 3LFC topology
still achieves a significant reduction in the overall converter size.
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3.4 Converter start-up
The additional state variable in the 3LFC due to the presence of the FC leads to many
challenges. Among these challenges, the unequally distributed voltage across the power
switches at converter start-up is one of the main issues may affect the efficiency improve-
ment which could be achieved by the 3LFC topology adoption.
The starting problem may be divided into two main challenges. The first is starting the
converter normal modulation with uncharged FC. Then, the FC-voltage starts to buildup,
where the power switches suffers from voltage stresses greater than the nominal value Vg
2
.
The time when the switches exposed to higher stresses depends on FC size, load current,
output filter size, and switching frequency. Such problem prevents using lower voltage de-
vices, which in turn affects the efficiency improvement expected to be achieved by using
3LFC. In order to overcome this challenge a start-up circuitry with a start-up routine are
proposed to softly charge the FC until Vfly =
Vg
2
before starting the converter modulation
in [5]. However, another starting issue associated with converter power-up is recognized.
Whereas, the upper MOSFET must be capable of blocking the converter full voltage di-
rectly after power-up until starting the start-up routine. While the FC is charging, the upper
MOSFET blocked voltage decreases as the FC-voltage increases.
In order to show this property, a SIMetrix circuit level simulation is built based on
IRLML2502 commercial HEXFET R© power MOSFET, with Vg = 16 V, Io = 500 mA,
fsw = 500 kHz, and FC charging current Ich = 500 mA. An ideal current source is used
to charge the FC to the nominal balanced voltage Vg
2
. Starting the ideal current source is
delayed with 2 µs from starting simulation to emulate a power-up delay. As shown in Fig. 3-
4 the upper switch is blocking voltage VA2 , blk = Vg during the time between power-up and
starting FC charging. Afterwards, the voltage across A2 starts to decrease linearly with the
same slope of the FC-voltage charging.
Accordingly, the higher voltage stress mitigation by anticipating the FC charging with
respect to converter modulation starting is not enough to totally overcome the starting prob-
lem in the 3LFC topology. But, very recently in mid of 2018 two sets of method are pro-
posed in [17] to overcome this challenge. These methods split the input voltage across
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Figure 3-4: The starting problem associated with the time between power-up and end of FC
charging
multiple capacitors and consequently across multiple switches in order to grantee voltage
stress across the converter active elements lower than the nominal value.
3.5 Flying Capacitor Voltage Balancing
As a matter of fact, most of the real advantages of the 3LFC topology rely on that the
FC voltage being stable and balanced, i.e. that its equilibrium operating point is stable
and equal to Vg
2
. The FC voltage is slef balanced at equilibrium point Vfly =
Vg
2
in ideal
conditions, but mismatches associated with circuit parasitics, power switches, and gate-
drive circuits lead to FC voltage unbalance, offsetting many of the multi-level advantages
[5, 10, 14]. Generally speaking, the circuit imperfection, asymmetrically affect the FC
charging and discharging, is leading to FC voltage unbalance. Some of these mismatches
affect the impedance seen by the capacitor during charging and/or discharging phases, like
the MOSFET turn-on resistance Rds,ON mismatch. On the other hand, mismatches in charg-
ing and/or discharging periods are imposed due to asymmetrical delays, like gate drive and
MOSFET turn-on and turn-off delays.
In order to quantify the effect of circuit parasitics on the FC voltage mismatch, a voltage
mode controlled 3LFC simulation model, with the parameter shown in Table 3.1, is built.
Using 20-step Monte Carlo SIMetrix based simulation, the variation in the FC voltage
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Table 3.1: Simulation model parameters to investigate the effect of Rds,ON and gate derive delay on
the FC voltage mismatch
Input voltage Vg 16 V
Output voltage Vo 5 V
Load current Io 500 mA
Switching frequency fs 500 kHz
Inductor current normalized ripple ∆iL
Io
14 %
Output voltage normalized ripple ∆vo
Vo
0.1 %
FC voltage normalized ripple ∆Vfly
Vg
[0.625 %, 3.125 %, 6.25 %, 12.5 %]
Output inductance Lo 27 µH
Output capacitor Co 1.75 µF
Flying capacitor Cfly [3125 nF, 625 nF, 313 nF, 156 nF]
mismatch is investigated according to the variations in the MOSFET Rds,ON and gate drive
delay uncertainties. The system is simulated with four different values of the FC (3125 nF,
625 nF, 313 nF, and 156 nF), these values give normalized FC voltage ripples ∆Vfly
Vg
of
0.625 %, 3.125 %, 6.25 %, and 12.5 % respectively.
3.5.1 Effect of MOSFET Rds,ON
In the first set of simulations, a 15 % mismatch in the MOSFETs Rds,ON is uniformly dis-
tributed around the nominal value of 39 mΩ. The values of the on resistances mismatches
are randomly selected for each switch at every simulation step of the Monte Carlo simu-
lation. The standard deviation of the on resistances mismatches σRds,on-mis. of the four MOS-
FETs at each simulation step is calculated in order to study the FC voltage mismatch varia-
tions with respect to the Rds,ON mismatch. The FC voltage normalized mismatch around the
nominal value Vg
2
is calculated at each simulation step.
As can be easily observed from Fig. 3-5(a), the FC voltage mismatch is weakly depend
on the MOSFET Rds,ON tolerances, where a FC voltage mismatch less than 2 % is observed
with respect to Rds,ON mismatch in range of 14 %.
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3.5.2 Effect of gate drive uncertainty
A 10 % mismatch in the dead-time around a nominal value tdd = 20 ns is selected to repre-
sent the gate drive uncertainty. Similar to the first set of the simulation, at each simulation
step the FC voltage mismatch is calculated. Afterwards, the normalized FC voltage mis-
match is plotted against the standard deviation of the dead-time mismatch, as shown in
Fig. 3-5(b). The results obtained here is remarkably different from the aforementioned
case, where the FC voltage mismatch shows a strong dependency on the time delay mis-
match with value could reach to 75 %. To that end, using a FC voltage active balancing
technique in the 3LFC topology is essential, where with time delay mismatch in range of
0.1 % of the basic switching cycle (Ts = 2 µs), the FC could lose balancing by 75 %. More-
over, even with higher FC value a significant mismatch is imposed due to the time delay
imperfection.
51
3.6. Voltage Mode Control
Gvd(s)
vo
PWM +
+
Hv
Gcv(s)+-Vref
d
-
+
vfly
Vg
2
Gcf (s) ∆d
Balancing loop
Figure 3-6: Block diagram for the 3LFC voltage control loop with a FC voltage balancing loop
employed
3.6 Voltage Mode Control
By adopting the conventional textbook averaging approaches [22,49], the 3LFC model can
be developed under the condition of balanced and constant FC voltage. In the literature,
an exact Buck-like dynamics model was developed for the 3LFC under the assumptions
of balanced FC voltage and small ripple approximation (SRA) [10, 11]. Accordingly, con-
verter dynamics are independent of the FC under the hypothesis of balanced FC voltage.
However, the previous discussions regarding the effects of mismatches point to the need to
actively balance the FC voltage [10, 48, 50, 51].
3.6.1 Flying capacitor voltage balancing methodologies under voltage
mode control
Originally, the FC voltage was balanced in [1] by employing an extra feedback loop in order
to control the FC voltage, as shown in Fig. 3-6. Afterwards, many researchers adopted the
same methodology to balance the FC voltage like the work proposed in [10, 50].
Flying capacitor voltage sensing based methodology
The 3LFC has two switching groups as mentioned earlier, hence there are two duty com-
mands D1 and D2 associated to the switches A1 and A2. The steady state balanced op-
erating point is given at D1 = D2 = M , where M is the converter voltage conversion
ratio. In order to balance the FC voltage in [1], a digital slow integrator based controller is
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implemented as shown in Fig. 3-7. The FC voltage is measured and compared to Vg
2
, then
the error is integrated, and finally the control command is fed forward as a duty correction
∆d[n] to be added to the gating signal applied to switch A1. In [10] the authors claim that
this balancing technique has a potential instability problem associated with the large induc-
tor current ripple or light load condition. More recently in [50] the author claimed that this
instability is PWM carrier dependent. The system with trailing edge carrier modulator is
unstable. On contrary, the system operating with dual edge modulator is inherently stable.
The instability problem comes from the fact that there is an inherent feedback action on
the FC voltage, imposed by the inductor current dynamics . At certain boundary conditions,
defined in [50], and given by
Icrit =

Vg
2Lofs
(
D2 − ∆d
4
)
operating mode M < 0.5
Vg
2Lofs
[
(1−D)2 − ∆d
4
]
operating mode M > 0.5
(3.15)
the FC voltage inherent feedback reverses its sign and generates a positive feedback. How-
ever, the 3LFC small-signal model considering the inherent feedback action is still an open
research point.
The work presented in [50] shows that, the FC voltage instability is not only due to
the inductor current but also relies on the type of the PWM modulator. Since, the instabil-
ity boundary shown in (3.15) is developed for a system operated with single edge PWM
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modulator, then the FC average current under a nonzero duty correction ∆d is given by
Ifly =
Io −
Vg
2Lofs
(
D2 − ∆d
4
)
operating mode M < 0.5
Io − Vg2Lofs
[
(1−D)2 − ∆d
4
]
operating mode M > 0.5
(3.16)
Otherwise, when a dual edge modulator is used the FC average current is given by,
Ifly = Io∆d, (3.17)
which leads to a unified feedback sign and an inherently stable system. Moreover, the
authors in [50], for a digitally controlled converter, proposed an additional digital circuitry
with a single edge modulator to partially emulate the operation of the dual edge modulator
to achieve the inherent stability and maintain the digital PWM resolution.
Valley current point balancing based methodology
For voltage mode controlled multi-level converter, a technique is proposed in [52] to bal-
ance the FC voltage through balancing the inductor current valley points. However, later
on, it is claimed in [48, 51] that the valley current point balancing has a stability problem
at light load condition. But, the authors in [48, 51] presented a stabilizing technique based
on controlling the phase shift between the modulating signals, while the duty commands
correction is used to balance the FCs voltages based on the valley current points balancing.
From the author point of view here, using current measurement in a voltage mode con-
trolled system may have no additional advantages except that in a system with higher num-
ber of levels, only one parameter should be measured in order to balance the all flying
capacitors voltages.
Since the motivation behind this work was developing a space constrained step-down
architecture for the automotive application, where the fast transient response and the con-
verter reliability are key features, then a more attention is paid to current programmed
controllers. In 2009 valley current mode control is proposed in [5] as an alternative control
architecture for the 3LFC with an inherent FC voltage balancing feature. On one hand, the
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V-CMC introduces an innovative solution combines between fast transient response and
the reduced complexity due to inherent balancing. On the other hand, the system lacks
the over current protection, the feature which requires an additional hardware complexity
to be added to the V-CMC. On contrary, the peak current mode controller has an inherent
over-current protection, that is why the P-CMC is preferred in the dc-dc architectures [21],
but the P-CMC results to be inherently unstable due to the FC voltage runaway [53].
3.6.2 Flying capacitor voltage balancing methodologies under current
mode control
The current mode control of the 3LFC started to be deeply investigated very recently in
[27, 28, 53, 54].
Average current mode control
The conventional average current mode controller (A-CMC) for the 3LFC is shown in
Fig. 3-8(a). The average current mode control for the 3LFC is firstly proposed in [54].
Two methodologies are investigated in [54] for the sole role of FC voltage balancing under
the A-CMC. In the first method, the duty offsetting technique, which was firstly proposed
for the voltage mode controlled system, is here adopted to balance the FC voltage in the
average current programmed system, as shown in Fig. 3-8(b). On the other hand, in the sec-
ond technique an asymmetrical offset is imposed on the current reference provided by the
outer voltage regulation loop, as shown in Fig. 3-8(c), in order to balance the FC voltage.
The asymmetrical corrections within a single switching cycle are equally in the magnitude
and opposite in the sign. Since the CMC is used the direct advantage of faster transient
response is gained. However, the A-CMC operating with a single edge modulator has the
same instability problem associated with the light load condition as the voltage mode con-
trolled converter. The authors in [54] suggested a mode selector monitors the load current
to change the feedback sign in order to eliminate the instability problem at the light load
conditions. Moreover, as in the voltage controlled system, additional hardware circuitries
and control complexity are required to balance the FC voltage in average current controlled
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Figure 3-8: Average current mode controller of the 3LFC: (a) without balancing, (b) balancing
with duty offsetting, and (c) balancing with reference offsetting
architecture. Consequently, the increased complexity and lack of some basic features like
over current protection, the average current mode controller architecture contradicts with
the target application and basic motivations of this project.
Valley current mode control (V-CMC)
In this type of control the output voltage regulation loop provides the inductor current
valley point reference is the valley current mode control (V-CMC) architecture. In the
constant frequency V-CMC 3LFC the current reference is fed to be compared with the
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Figure 3-9: Valley current mode controller for 3LFC topology
measured inductor current in order to initiate the inductor current charging phase. On
the other hand, the discharging phase is synchronized with a clock has a fixed frequency
fclk = 2fs. The control architecture which is proposed in [5] and shown in Fig. 3-9 has a
self balanced FC voltage feature. However, the the inherent FC voltage balancing feature of
the V-CMC architecture is formally proven in [27,28]. Detailed study of the system stability
under V-CMC is reported in the next chapter. The V-CMC converter has many attractive
features, like fast transient response and FC voltage self balancing without any additional
components, but the system still lacks the increased reliability of the peak current mode
controlled system due to the over-current protection feature. The over-current protection
can be added to valley current mode control but with additional complexity.
Peak current mode control (P-CMC)
Similarly, the peak current mode control (P-CMC) is implemented like V-CMC system,
but with synchronous clock attached to the flip-flop reset input and comparator output con-
nected to set terminal. Hence, in P-CMC inductor discharging phase is triggered by the
clock, where the comparator output initiates the charging phase, as shown in Fig. 3-10.
The peak-CMC has the advantage of fast transient response and the attractive feature of
inherent over current protection, which increases the system reliability. Unfortunately, the
P-CMC is inherently unstable if employed in the 3LFC, the property which is recognized in
[5,53], and very recently addressed in [53]. In chapter 4 a stability criterion is proposed for
the three levels flying capacitor converter under valley and peak current mode control, with
a detailed study of the FC voltage runaway phenomenon [27,28]. Moreover, the instability
associated with the FC voltage runaway is here addressed with a sensorless stabilizing and
balancing technique which is introduced in chapter 5.
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Figure 3-10: Peak current mode controller for 3LFC topology
3.7 Summary
In this chapter, the state-of-the-art of the three-levels flying-capacitor converter is intro-
duced, covering the basic operation and steady-state DC analysis of the converter. In addi-
tion to, the literature review of the basic FC voltage balancing methodologies under voltage
mode control and current mode control.
Voltage mode controlled systems running with triangular carrier based modulator and
employing a FC voltage balancing loop results to be inherently stable. On contrary, using
single edge modulators leads to potential instability problems at light loads [50]. Similar
instability behavior in average current mode control is recognized in [54] associated with
light load conditions. The conclusions in [54] is provided for a system with trailing edge
modulator. Otherwise, stability in case of using different carrier type must be separately
investigated. So far, the V-CMC is the only control strategy which results to be inherently
stable and has an inherent FC voltage balancing feature [5]. For the P-CMC modulator, the
system suffers from instability associated with the FC voltage runaway [53].
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Chapter 4
Stability Properties of Three-Level
Flying-Capacitor Converter Under
Valley/Peak-Current-Programmed-
Control
4.1 Introduction
One first objective of this chapter is to clarify the basic static stability properties of peak
current-mode-control (P-CMC) and valley current-mode-control (V-CMC) when applied to
the 3LFC converter, including the formulation of basic criteria for selecting the slope of the
compensating ramp [27, 28]. As mentioned earlier, one profound difference of the 3LFC
converter with respect to traditional basic topologies is the presence of an additional state
variable, i.e. the flying-capacitor (FC) voltage. A second objective of this work is therefore
to address the stability properties of the FC voltage of the 3LFC converter when the latter
is operated under peak or valley current-mode control [27, 28].
For the purpose of studying the inductor static stability properties and FC voltage stabil-
ity independently, it will be assumed that the FC voltage dynamics is only weakly coupled
with the inductor current control loop. Such hypothesis formally amounts to replace the
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FC with a constant voltage source. Consequently, the inductor current waveshape remains
triangular. The validity of that basic hypothesis is discussed in the next section.
4.2 Discussion on the basic assumption for FC voltage sta-
bility analysis
The inductor current time domain exact expressions are developed for the sole role of de-
riving the sufficient constraint which grantees the validity of the basic assumption. On one
hand, the inductor current iL is independent of the FC during the discharging phase in the
operating mode M < 0.5. On the other hand, during the charging phase in the operating
mode M > 0.5, the inductor current is FC independent. Generally, the topological states
where the FC affect the inductor current waveform are topological state 1 and 3, which are
respectively shown in Fig. 4-1(a) and Fig. 4-1(b). At steady-state balanced condition the
inductor current in both topological states is exactly given by
iL(t) =
Ivalley cos(ωrflyt) +
2Vg(0.5−M)+∆Vfly
2Loωrfly
sin(ωrflyt) operating mode M < 0.5
Ipeak cos(ωrflyt)− 2Vg(M−0.5)−∆Vfly2Loωrfly sin(ωrflyt) operating mode M > 0.5
(4.1)
where Ivalley and Ipeak are the inductor current at the valley and peak points respectively,
∆Vfly is the peak-to-peak flying capacitor voltage ripple, and ωrfly is the angular resonant
frequency of the output inductor and flying capacitor tank network,
ωrfly =
1√
LoCfly
. (4.2)
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Figure 4-1: The topological state where the FC affect the inductor current waveforms
Since the converter is operating off-resonant mode, then to a second-order approximation,
the above current expression becomes
iL(t) =

Ivalley +
Vg(0.5−M)
Lo
t+
∆Vfly
2Lo
t− Ivalley
ω2rfly
2
t2︸ ︷︷ ︸
Cfly-dependent terms
operating mode M < 0.5
Ipeak − Vg(M−0.5)Lo t+
∆Vfly
2Lo
t− Ipeak
ω2rfly
2
t2︸ ︷︷ ︸
Cfly-dependent terms
operating mode M > 0.5
(4.3)
The FC can be certainly replaced with a constant source without affecting the analysis,
which will be shown later, as long as the Cfly-dependent contribution remains negligible
with respect to the first-order variation of the current,∣∣∣∣∆Vfly2Lo t− Ivalleyω
2
rfly
2
t2
∣∣∣∣
t=DTs
 Vg(0.5−M)
Lo
DTs, (4.4)
∣∣∣∣∆Vfly2Lo t− Ipeakω
2
rfly
2
t2
∣∣∣∣
t=(1−D)Ts
 Vg(0.5−M)
Lo
DTs, (4.5)
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Figure 4-2: Limit expressed by (4.6) (right hand side) versus the normalized inductor peak-to-peak
current ripple ∆ILIo and for various voltage conversion ratios M .
in cases of M < 0.5 and M > 0.5 respectively. (4.4) and (4.5) both lead to the same
constraint which grantees the applicability of the decoupling assumption and given by,
∆Vfly
Vg

∣∣∣∣∣4(0.5−M)∆IL
Io
∣∣∣∣∣ . (4.6)
The inequality (4.6) shows that the normalized flying capacitor voltage ripple ∆Vfly
Vg
should
be much smaller than the boundary given by the right hand side and graphically represented
in Fig. 4-2 to precisely apply the stability criteria proposed in this chapter.
4.3 Static stability
Since the converter has two modes of operation and two modulation schemes are addressed
in this stability analysis, then firstly the operating mode M < 0.5 is investigated for both
valley and peak modulation. Subsequently, the both modulation strategies will be studied
in case of operating mode M > 0.5.
The subharmonic oscillations boundaries in conventional CMC buck converter are usu-
ally derived by studying the effect of a perturbation on the inductor current (∆ik+1 =
K∆ik). Stability region is defined as the region where |K| < 1, which means that the ef-
fect of the perturbation vanishes over time. The same methodology is here adopted for the
3LFC topology under the hypothesis that the FC voltage is balanced, as mentioned earlier.
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Figure 4-3: Current steady-state and perturbed waveforms of (a) V-CMC and (b) P-CMC in case
of M < 0.5.
4.3.1 Static stability without slope compensation
Operating mode M < 0.5
In V-CMC, the inductor current discharging phase is initiated by a clock with a fixed period
equal to Ts/2, while the charging phase is determined by the inductor current intersecting
the current loop setpoint Iref . On the other hand, for P-CMC, inductor current charging
is initiated by a clock with a fixed period equal to Ts/2, while the discharging phase is
determined by the P-CMC comparator. Steady-state and perturbed current waveforms for
the two types of CMC modulation are shown in Fig. 4-3. The inductor current charging
and discharging absolute slopes are given by mON and mOFF respectively,
mON,M < 0.5 =
(0.5−M)Vg
Lo
, (4.7)
mOFF,M < 0.5 =
MVg
Lo
, (4.8)
where M is the voltage conversion ratio. Since the FC voltage is assumed balanced and
constant, the absolute slopes of the inductor current stay unchanged under current perturba-
tion condition. Hence, the current perturbation at the beginning of the (k+ 1)-th switching
cycle is given as a function of the current perturbation at the previous switching cycle k by,
∆i[k+1]|V-CMC,M < 0.5 = − mON
mOFF
∆i[k], (4.9)
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Figure 4-4: Current steady-state and perturbed waveforms of (a) V-CMC and (b) P-CMC in case
of M > 0.5.
∆i[k+1]|P-CMC,M < 0.5 = −mOFF
mON
∆i[k]. (4.10)
From (4.9) and (4.10), the stability conditions of V-CMC and P-CMC are respectively given
by
0.5−M
M
< 1, (4.11)
M
0.5−M < 1, (4.12)
From (4.11), the V-CMC converter has a static stable region given by
0.25 < M < 0.5. (4.13)
On the other hand, from (4.12), the region
0 < M < 0.25, (4.14)
is the static stability region for P-CMC converter.
Operating mode M > 0.5
In order to extend the analysis for the whole operating range, the steady state and perturbed
waveforms, shown in Fig. 4-4, for the system operating with M > 0.5 are considered. The
absolute slopes mON and mOFF in that operating mode are given by
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mON,M > 0.5 =
(1−M)Vg
Lo
, (4.15)
mOFF,M > 0.5 =
(M − 0.5)Vg
Lo
, (4.16)
resulting in the static stability conditions of V-CMC and P-CMC converter which are given
by
1−M
M − 0.5 < 1⇔M >
3
4
(V-CMC), (4.17)
M − 0.5
1−M < 1⇔M <
3
4
(P-CMC), (4.18)
respectively.
4.3.2 Use of an external ramp
An external ramp can be used to extend the CMC 3LFC converter static stability to the
entire operating range (0 < M < 1).
Operating mode M < 0.5
For the operating mode M < 0.5, the current reference is modified by adding a compen-
sation ramp with an absolute slope Se as shown in Fig. 4-5. Accordingly, the reference
current iref is given by
iref (t) =
Iref + Set V-CMCIref − Set P-CMC : where 0 < t <
TS
2
(4.19)
Subsequently, the quantities I1, I2, I3, and I4 are respectively given by
I1 =
Iref + Se(0.5−D)Ts − Sedˆ[k]Ts V-CMCIref − SeDTs + Sedˆ[k]Ts P-CMC (4.20)
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Figure 4-5: Current steady-state and perturbed waveforms of (a) V-CMC and (b) P-CMC including
compensation ramp, for M < 0.5.
I2 =
Iref + Se(0.5−D)Ts V-CMCIref − SeDTs P-CMC (4.21)
I3 =
Iref + Se(0.5−D)Ts +
Vo
Lo
dˆ[k]Ts V-CMC
Iref − SeDTs − 0.5Vg−VoLo dˆ[k]Ts P-CMC
(4.22)
I4 =
Iref + Se(0.5−D)Ts +
(
0.5Vg−Vo
Lo
− Se
)
dˆ[k]Ts V-CMC
Iref − SeDTs +
(
Se − VoLo
)
dˆ[k]Ts P-CMC
(4.23)
For both modulation strategies the current perturbation in the switching cycle k is given by
∆i[k]|M < 0.5 = I1 − I3. (4.24)
By substituting from (4.20) and (4.22), then the current perturbation ∆i[k] is given by
∆i[k]|M < 0.5 =
−
(
Vo
Lo
+ Se
)
dˆ[k]TS V-CMC(
Se +
0.5Vg−Vo
Lo
)
dˆ[k]TS P-CMC
(4.25)
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Since the current perturbation in the next cycle k + 1 is given by
∆i[k+1]|M < 0.5 = I4 − I2, (4.26)
then the current perturbation propagates according to
∆i[k+1]|M < 0.5 =

−0.5−M−
SeLo
Vg
M+SeLo
Vg
∆i[k] V-CMC
− M−
SeLo
Vg
0.5−M+SeLo
Vg
∆i[k] P-CMC
(4.27)
From (4.27) the minimal value of compensation ramp slope which satisfies∣∣∣∣∣0.5−M −
SeLo
Vg
M + SeLo
Vg
∣∣∣∣∣ < 1, (4.28)
and ∣∣∣∣∣ M −
SeLo
Vg
0.5−M + SeLo
Vg
∣∣∣∣∣ < 1, (4.29)
for all values of M in the range 0 < M < 0.5 is given by
Se|M<0.5 = Vg
4Lo
. (4.30)
Similarly, the current perturbation propagation equation in the operating mode M > 0.5 is
derived, considering the waveforms shown in Fig. 4-6, and given by
∆i[k+1]|M > 0.5 =

− 1−M−
SeLo
Vg
M−0.5+SeLo
Vg
∆i[k] V-CMC
−M−0.5−
SeLo
Vg
1−M+SeLo
Vg
∆i[k] P-CMC
(4.31)
Hence, in presence of the compensation ramp the static stability conditions are given by∣∣∣∣∣ 1−M −
SeLo
Vg
M − 0.5 + SeLo
Vg
∣∣∣∣∣ < 1 (V-CMC) (4.32)
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Figure 4-6: Current steady-state and perturbed waveforms of (a) V-CMC and (b) P-CMC including
compensation ramp, for M > 0.5.
∣∣∣∣∣M − 0.5−
SeLo
Vg
1−M + SeLo
Vg
∣∣∣∣∣ < 1 (P-CMC), (4.33)
for V-CMC and P-CMC converters respectively. The minimum value of the compensating
ramp which stabilizes the inductor current over the entire operating range 0.5 < M < 1 is
Se|M>0.5 = Vg
4Lo
(4.34)
for both V-CMC and P-CMC. This is the same result obtained for the 0 < M < 0.5 case.
4.4 Flying capacitor voltage balancing
Under the basic assumption of the large FC, discussed in section 4.2, the static stability
of the current loop is investigated with a constant balanced FC-voltage in the last section.
By considering a perturbation Vˆf imposed on the balanced FC voltage
Vg
2
, the FC voltage
stability is studied in this section. Firstly, the analysis is proposed for the operating mode
M < 0.5, afterwards the discussion is extended to the other operating mode with M > 0.5.
4.4.1 FC voltage balancing for M < 0.5 operating mode
With the FC voltage perturbation the steady-state waveforms of the converter under V-
CMC and P-CMC in a such condition are reported in Fig. 4-7. With FC voltage mismatch,
68
CHAPTER 4. STABILITY PROPERTIES OF THREE-LEVEL FLYING-CAPACITOR
CONVERTER UNDER VALLEY/PEAK-CURRENT-PROGRAMMED-CONTROL
A
2
A
1
i L
Ts
Iref
Vg
2
V^fly
i f
ly
Ts
2
D1Ts
D2Ts
v
s
w
An
Ap
Ifly is negative where (An > Ap)
iref (t)
Imax2 Imax1
Imax1
−Imax2
Iref1
Iref2
−Iref1
Iref2
(a)
A
2
A
1
i L
Iref
Ts
2
Ts
D2Ts
D1Ts
Vg
2
V^fly
i f
ly
v
s
w
Ap
An
Ifly is positive where (Ap > An)
iref (t)
Imin2 Imin1
Imin1
−Imin2
Iref1
Iref2
Iref1
−Iref2
(b)
Figure 4-7: Steady-state waveforms of (a) V-CMC and (b) P-CMC including a compensation ramp
and considering a small positive perturbation Vˆf in the FC voltage (case M < 0.5).
current-programmed control induces two different duty ratios,D1 andD2, for the switching
groups, which are given by
D1|V-CMC,M < 0.5 = M
0.25−M − Vˆf
2Vg
− SeLo
V g
0.25−M − ( Vˆfly
Vg
)2 − SeLo
Vg
, (4.35)
D2|V-CMC,M < 0.5 = M
0.25−M + Vˆf
2Vg
− SeLo
V g
0.25−M − ( Vˆfly
Vg
)2 − SeLo
Vg
, (4.36)
D1|P-CMC,M < 0.5 = M
0.25−M − Vˆf
2Vg
+ SeLo
V g
0.25−M − ( Vˆfly
Vg
)2
+ SeLo
Vg
, (4.37)
D2|P-CMC,M < 0.5 = M
0.25−M + Vˆf
2Vg
+ SeLo
V g
0.25−M − ( Vˆfly
Vg
)2
+ SeLo
Vg
, (4.38)
For the purpose of keeping a homogeneous flow of the proposed analysis and not to confuse
the reader, a trace for the derivation of the above expressions and the following equations
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is provided in Appendix A.
The stability of the FC voltage is here assessed from the sign of the average flying
capacitor current Ifly: if Ifly and Vˆf have the same sign, the FC voltage will further deviate
from Vg/2, leading to instability. If Ifly and Vˆf have opposite sign, the initial unbalance
will be compensated and the FC voltage will reach stability at Vg/2. The average values of
flying capacitor current are given by
Ifly =
1
Ts
(Ap − An), (4.39)
where Ap and An are the positive and negative areas under the curve of the flying capacitor
current, as shown in Fig. 4-7(a)-(b). Substituting Ap and An in (4.39) gives the exact
expression of average flying capacitor current (see Appendix A),
Ifly|V-CMC,M < 0.5 = (D2 −D1)
[
Iref +
MVg
4Lofs
+
Se
2fs
[1− (D1 +D2)]
]
, (4.40)
Ifly|P-CMC,M < 0.5 = (D2 −D1)
[
Iref − MVg
4Lofs
− Se(D1 +D2)
2fs
]
. (4.41)
For M < 0.5 and as long as Vˆf  Vg, by substituting the values of D1 and D2 from (4.35)
and (4.36) into (4.40) and from (4.37) and (4.38) into (4.41) expressions of Ifly can be
approximated as
Ifly|V-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M − SeLo
Vg
[
Iref +
MVg
4Lofs
+
(0.5−M)Se
fs
]
, (4.42)
Ifly|P-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M + SeLo
Vg
[
Iref − MVg
4Lofs
− MSe
fs
]
. (4.43)
Selecting the compensation ramp slope to be Se ≥ Vg4Lo makes the sign of the flying capaci-
tor average current dependent on Iref . A more insightful expression is obtained by writing
the above results in terms of the load current Io and the inductor current static ripple ∆IL
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(see Appendix A),
Ifly|V-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M − SeLo
Vg
[
Io +
∆ILM
2(0.5−M)
]
, (4.44)
Ifly|P-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M + SeLo
Vg
[
Io − ∆ILM
2(0.5−M)
]
. (4.45)
In the case of V-CMC (4.44), selecting the compensation ramp slope to be Se ≥ Vg4Lo forces
the FC average current to have an opposite sign of the FC voltage perturbation. As a
consequence, V-CMC inherently stabilizes the FC voltage once the subharmonic current
oscillation is suppressed. On the other hand, for P-CMC (4.45), even if Se >
Vg
4Lo
the
sign of the FC-average-current depends on the inductor current static ripple ∆IL, which
results in an additional condition required to stabilize P-CMC. From (4.45) the FC voltage
balancing condition for P-CMC becomes
∆IL
Io
>
2(0.5−M)
M
, (4.46)
for the operating mode M < 0.5. This result is remarkably different from what obtained
for the V-CMC: in P-CMC the FC voltage is stable only if the relative peak-to-peak induc-
tor current ripple is sufficiently large. The static stability compensation obtained with a
compensation ramp does not allow to also stabilize the FC voltage dynamics.
4.4.2 FC voltage balancing for M > 0.5 operating mode
By considering the waveforms shown in Fig. 4-8, and following the same steps shown in
the previous section, then the FC voltage stability in the operating mode M > 0.5 can be
easily investigated.
As mentioned in the previous section valley and peak modulation strategies are inducing
different duty commands in presence of a voltage mismatch (Vˆfly) in the flying capacitor
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Figure 4-8: Steady-state waveforms of (a) V-CMC and (b) P-CMC including a compensation ramp
and considering a small positive perturbation Vˆf in the FC voltage (case M > 0.5).
voltage. The different duty commands in this operating mode are given by,
D1|V-CMC,M > 0.5 =
M
(
0.75−M − SeLo
Vg
)
− Vˆf
Vg
[
0.5(1−M)− Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
− SeLo
Vg
, (4.47)
D2|V-CMC,M > 0.5 =
M
(
0.75−M − SeLo
Vg
)
+
Vˆf
Vg
[
0.5(1−M) + Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
− SeLo
Vg
, (4.48)
D1|P-CMC,M > 0.5 =
M
(
0.75−M + SeLo
Vg
)
− Vˆf
Vg
[
0.5(1−M)− Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg
, (4.49)
D2|P-CMC,M > 0.5 =
M
(
0.75−M + SeLo
Vg
)
+
Vˆf
Vg
[
0.5(1−M) + Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg
, (4.50)
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resulting in the approximated average flying capacitor currents given by (see Appendix A)
Ifly|V-CMC,M > 0.5 ≈
(1−M) Vˆfly
Vg
0.75−M − SeLo
Vg
[
Io +
(1−M)∆IL
2(M − 0.5)
]
, (4.51)
Ifly|P-CMC,M > 0.5 ≈
(1−M) Vˆfly
Vg
0.75−M + SeLo
Vg
[
Io − (1−M)∆IL
2(M − 0.5)
]
. (4.52)
According to (4.52) an additional condition should be fulfilled to stabilize the FC voltage
in P-CMC converter,
∆IL
Io
>
2(M − 0.5)
1−M . (4.53)
Qualitatively speaking, the situation for M > 0.5 does not show major differences with
respect to the M < 0.5 case. In particular, V-CMC can be fully stabilized with an appro-
priate choice of the compensation ramp slope. On the other hand, stability of P-CMC is
only achieved when the inductor peak-to-peak current ripple is sufficiently large, and the
sole static stability compensation obtained with a compensation ramp does not allow to
also stabilize the FC voltage dynamics.
4.5 Stability criterion summary
From (4.11), (4.17) and from (4.12) and (4.18), inductor current static stability regions of
V-CMC and P-CMC when no compensating ramp is employed are, respectively,
(0.25 < M < 0.5) ∨ (0.75 < M < 1) (V-CMC) (4.54)
(0 < M < 0.25) ∨ (0.5 < M < 0.75) (P-CMC) (4.55)
From (4.28), (4.29), (4.32), and (4.33) the variation of the minimal value of the normalized
compensation ramp slope Snrm,min =
Se,min
Vg
Lo
required to suppress the current subharmonic os-
cillations as a function of M is shown in Fig. 4-9. According to the curve shown in Fig. 4-9
the minimal slope required to suppress the current subharmonic oscillations is
73
4.5. Stability criterion summary
0
0
0:05
0:1
0:15
0:2
0:25
0:1 0:2 0:3 0:4 0:5 0:6 0:7 0:8 0:9 1
M
S
n
r
m
,m
in
Figure 4-9: Minimal normalized external ramp slope variations with respect to voltage conversion
ratio variations for V-CMC and P-CMC
Se|minimal = Vg
4Lo
, (4.56)
regardless of the operating mode and controller type. The inherent stability of the V-CMC
strategy is formally proven by verifying that the current subharmonic oscillation elimina-
tion is the sufficient condition which achieves flying capacitor charge balance, assessed
from the sign of the approximated average flying capacitor current shown in (4.42), and
(4.51). On the other hand, the FC voltage in P-CMC converter will never be balanced
unless the converter is operated with relatively high static peak-to-peak inductor current
ripple in addition to using a compensation ramp. Hence, the additional condition required
to stabilize the P-CMC converter is given by
∆IL
Io
> r(M), (4.57)
where r(M) is given by
r(M) =

2(0.5−M)
M
operating mode M < 0.5
2(M−0.5)
1−M operating mode M > 0.5
(4.58)
and defines the minimal current ripple required to stabilize the P-CMC. Fig. 4-10 shows
the variation in r(M) with respect to the voltage conversion ratio. Finally, the proposed
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Figure 4-10: Minimum value of the normalized current ripple which achieves FC voltage balanc-
ing in P-CMC converter, versus the voltage conversion ratio M .
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Figure 4-11: Summary of the stability properties of current-mode-controlled three-level flying-
capacitor Buck converter.
stability study is summarized graphically in Fig. 4-11.
4.5.1 P-CMC with quasi-square-wave (QSW) operation
By selecting the inductor current static ripple higher than 200% puts the converter in the so
called quasi square wave (QSW) operation. The value of the ripple is selected so that the
time interval with negative inductor current is long enough to turn-on the upper switches
with zero-voltage switching (ZVS). Such operation improves the converter overall effi-
ciency [20]. Excessive increase in the inductor current ripple, however, makes the operation
inefficient where the conduction losses become more relevant.
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Table 4.1: Simulation and Experimental Setup Parameters
Parameter Value Unit
Output voltage (Vo) 3.3 V
Load current (Io) 500 mA
Operating frequency (fs) 500 kHz
Flying capacitor (Cfly) 400 nF
Output inductance test case 1 (Lol) 6.5 µH
Output inductance test case 2 (Los) 300 nH
Output capacitance (Co) 10 µF
Based on (4.58) the minimal ripple r(M) required for converter stabilization corre-
sponds to the 0.25 ≤ M ≤ 0.75 range is less than the QSW operation boundary (r(M) <
200 %). Consequently, whenever the converter voltage conversion ratio lies between 0.25
and 0.75, there is the possibility to design the topology for operation in QSW mode under
peak current-mode control. This would retain the basic advantage of P-CMC of inher-
ent over-current protection and would guarantee FC-voltage stability and good efficiency
without additional control complexity.
4.6 Simulation Results
A Matlab/Simulink R© model is built to verify the proposed analysis according to the pa-
rameters shown in Tab. 4.1. Simulations are conducted with the desired peak or valley
current-mode controller, and with the voltage loop compensated by a PI controller. Sim-
ulation is performed in two steps: first, the converter is simulated with a constant voltage
source in place of the flying capacitor. The flying source has voltage Vfly =
Vg
2
to verify
the static stability regions of the converter under study. Next the model is simulated using a
flying-capacitor to verify the derived FC voltage balancing constraints. Two inductors Lol
and Los are considered to simulate two different test cases, which are listed in Tab. 4.1 as
test case 1 (low ripple case) and test case 2 (high ripple case) respectively.
Converter under the V-CMC strategy with M = 0.2 has static instability according to
(4.54), which is verified in Fig. 4-12(a), where the static instability appears in the non-
periodic inductor current waveform. On the contrary, P-CMC converter with the same
76
CHAPTER 4. STABILITY PROPERTIES OF THREE-LEVEL FLYING-CAPACITOR
CONVERTER UNDER VALLEY/PEAK-CURRENT-PROGRAMMED-CONTROL
V-CMC︷ ︸︸ ︷
0
2:5
5
7:5
10
0
250
500
750
1000
0 5 10 15 20 25 30
t(µs)
(V
)
(m
A
)
vsw vo
il Iref
(a)
P-CMC︷ ︸︸ ︷
0
2:5
5
7:5
10
0
250
500
750
1000
0 5 10 15 20 25 30
t(µs)
(V
)
(m
A
)
vsw vo
Irefil
(b)
0
2:5
5
7:5
10
0
250
500
750
1000
0 5 10 15 20 25 30
t(µs)
(V
)
(m
A
)
vsw vo
il Iref
(c)
0
1:5
3
4:5
6
350
450
650
750
0 5 10 15 20 25 30
t(µs)
(V
)
(m
A
)
vsw vo
il Iref
550
(d)
0
1:5
3
4:5
6
250
375
625
750
0
(V
)
(m
A
)
500
t(µs)
5 101 2 3 4 6 7 8 9
vsw vo
il (Iref + Set)
(e)
0
2:5
5
7:5
10
−200
100
400
700
1000
0 5 10
t(µs)
(V
)
(m
A
)
vsw vo
(Iref − Set)il
1 2 3 4 6 7 8 9
(f)
Figure 4-12: Simulation results with a voltage source replacing the flying capacitor: (a) M = 0.2
with V-CMC, (b) M = 0.2 with P-CMC, (c) M = 0.35 with V-CMC, (d) M = 0.8 with P-CMC,
(e) M = 0.6 with V-CMC using ramp compensation (Se = 211.54mA/µs), and (f) M = 0.35
with P-CMC using ramp compensation (Se = 362.64mA/µs).
voltage conversion ratio M = 0.2 is statically stable as shown in Fig. 4-12(b). On contrary,
the periodic current waveforms shown in Fig. 4-12(c) is due to that, the V-CMC without
slope compensation is statically stable in the region 0.25 < M = 0.35 < 0.5 according
to (4.54). Moreover, according to (4.55) the uncompensated P-CMC system in the range
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0.75 < M < 1 is statically unstable, as shown in Fig. 4-12(d).
According to (4.30), in order to suppress the subharmonic oscillation for the case Lo =
6.5µH and with M = 0.6, Vg = 5.5 V under V-CMC, a compensating ramp slope equal
to 211.54 mA/µs is required. Similarly, with the same inductance but for P-CMC with
M = 0.35, Vg ≈ 9.4 V, the compensating ramp slope is 362.64 mA/µs. The proposed
equation of the minimal compensation ramp slope (4.30) is verified as shown in the stable
periodic inductor current waveforms illustrated in Fig. 4-12(e) and Fig. 4-12(f).
For the following set of the simulation results the flying-source is replaced with a flying-
capacitor Cfly = 400 nF to verify the FC voltage balancing constraints in the converter
under study. The system is simulated starting from an initial FC voltage Vfly,initial =
(0.5Vg + 0.1)V. As proved in the proposed stability study, V-CMC is inherently stable
once the current subharmonic oscillations are suppressed, which is verified in Fig. 4-13(a),
where the FC voltage is balanced for a ramp compensated converter which has voltage
conversion ratio M = 0.2. On the other hand, in the case of a converter with the same
voltage conversion ratio under P-CMC, which is statically stable, the FC voltage diverges,
as shown in Fig. 4-13(b). The output filter inductance Lo = 6.5µH in this case (test case
1) gives current ripple factor ∆IL
Io
≈ 0.61, which leads to unstable operation due to FC
voltage runaway phenomenon, which was analytically proven in (4.45) and (4.52). On the
other hand, using a relatively small inductance Lo = 300 nH gives a high ripple factor
∆IL
Io
≈ 1.32 (test case 2), resulting in a stable P-CMC converter as shown in Fig. 4-13(c),
where the FC voltage is balanced.
4.7 Experimental Results
A 3.3 V, 500 mA, 500 kHz prototype is built with the parameters shown in Table 4.1. As
shown in the simplified block diagram of Fig. 4-14, a mixed-signal solution is implemented
in the proof-of-concept prototype for the sole purpose of providing enough flexibility to
validate the modulation strategies and operating modes of the converter under study. The
output voltage controller is digitally implemented on an FPGA. The digitally generated
current reference and compensation ramp are fed to a DAC to generate the current set
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Figure 4-13: Simulation results for a converter operating with a flying capacitor Cfly = 400 nF
and M = 0.2: (a) V-CMC, (b) P-CMC with Lo = 6.5µH, which gives ∆ILIo ≈ 0.61 (test case 1),
and (c) P-CMC with Lo = 300 nH, which gives ∆ILIo ≈ 1.32 (test case 2).
point which applied to analog comparators. Then, the inductor current intersection trigger
signals generated by the analog comparators are fed back to the FPGA. Meanwhile, the
trigger signals and internally generated synchronization clock signals in the FPGA are used
to generate the interleaving modulating signals.
Two physical inductors Lol and Los , as shown in the experimental prototype photo in
Fig. 4-15, with a manual selector are mounted on the PCB to emulate two different test
cases, which are listed in Tab. 4.1 as test case 1 (low ripple case) and test case 2 (high
ripple case) respectively.
The discrete prototype loop exhibits propagation delays in the order of tens of nanosec-
onds and associated with power switches turn-on and turn-off times, gate drive IC propa-
gation, digital isolator delay, and analog comparator delay. Hence, the turn-off instant of
the switches in case of P-CMC and turn-on instant in case of V-CMC are delayed with
respect to the intersection instant between the current reference and inductor current. Such
delays, which can be optimized in an integrated solution, by no means prevent a compre-
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Figure 4-14: Block diagram of the experimental setup.
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Figure 4-15: Experimental prototype photo.
hensive validation of the main results disclosed in the previous sections. To this end, six test
scenarios have been processed in order to experimentally verify the the proposed analysis.
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Figure 4-16: Experimental steady-state operation with a constant voltage source replacing the FC:
(a) V-CMC and M = 0.2, (b) P-CMC and M = 0.2, and (c) P-CMC and M = 0.35.
4.7.1 Test scenario 1
In this test case the FC is replaced with a constant DC-source imposing a voltage equal to
Vg
2
in order to verify the developed static stability regions of the converter under study. No
compensation ramp is employed in this test case. As shown in Fig. 4-16(a), a converter with
M = 0.2 under V-CMC has subharmonic oscillation in the output inductor current. On the
other hand, control the converter with P-CMC strategy at the same voltage conversion ratio
M = 0.2 gives stable operation as shown in Fig. 4-16(b). With P-CMC the current becomes
statically unstable when M > 0.25, as shown in Fig. 4-16(c), where the P-CMC converter
is operated at M = 0.35.
4.7.2 Test scenario 2
As in the test scenario 1 the FC is still replaced with a constant voltage source. In this
case, however, the current loop is compensated using an external ramp superimposed to the
current reference. Hence, in this test case the minimal compensation ramp slope required
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Figure 4-17: Experimental steady-state operation for P-CMC and M = 0.35 with a constant
voltage source replacing the FC and using a compensating ramp which has slope Se =
Vg
4Lo
≈
363mA µs−1.
to suppress the current static instability, derived in (4.56), is verified. As shown in Fig. 4-
17, the compensated P-CMC converter having M = 0.35 is statically stable, where the
inductor current is periodic and has ripple frequency fripple = 1 MHz, equal to twice the
switching rate. The results shown in Fig. 4-17 confirm the validity of (4.56), where the
external compensation ramp slope is Se =
Vg
4Lo
≈ 363 mA µs−1.
4.7.3 Test scenario 3
In order to verify the FC-voltage stability, the converter is next tested using a flying ca-
pacitor Cfly = 400 nF. As proved analytically in the previous sections, the FC-voltage is
inherently stable and self balanced in V-CMC converter once the the subharmonic oscilla-
tions are suppressed, which is experimentally verified for both operating modes M < 0.5
and M > 0.5 in Fig. 4-18(a)-4-18(b) respectively.
In order to verify the inherent instability of the FC voltage under P-CMC when the
inductor ripple is small, the converter with M = 0.2 and Lo = 6.5 µH is first put in steady-
state using a plain voltage-mode controller. Afterwards, the P-CMC controller is enabled
and the FC voltage monitored. As soon as the P-CMC controller is enabled, the FC voltage
starts to drift away from the steady state value set by the voltage mode control, as shown
in Fig. 4-19(a). The phenomenon is highlighted in [53] as FC voltage runaway. Moreover,
as shown in Fig. 4-19(b), using a compensation ramp slows down the voltage drifting, but
does not eliminate such inherent instability.
82
CHAPTER 4. STABILITY PROPERTIES OF THREE-LEVEL FLYING-CAPACITOR
CONVERTER UNDER VALLEY/PEAK-CURRENT-PROGRAMMED-CONTROL
vsw(2V=div)
vo(1V=div)
iref (200mA=div)
500 ns
iL(200mA=div)
(a)
vsw(2V=div)
vo(1V=div)
iref (200mA=div)
1 µs
iL(200mA=div)
(b)
Figure 4-18: Experimental steady-state operation for V-CMC using a compensating ramp and a
flying capacitor Cfly = 400 nF: (a) M = 0.2 and Se = 635mA µs−1 and (b) M = 0.6 and
Se = 215mA µs−1
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Figure 4-19: Experimental investigation of the inherent instability of P-CMC with small inductor
current ripple. M = 0.2, flying capacitor Cfly = 400 nF, output inductance Lo = 6.5 µH, which
gives ∆ILIo ≈ 0.61 (test case 1). (a) Transition from voltage-mode control to P-CMC with no
compensation ramp and (b) transition from voltage-mode control to P-CMC with compensation
ramp having slope Se = 635mA µs−1.
4.7.4 Test scenario 4
In this test the output inductance is changed to a relatively small valueLo = 300 nH in order
to verify the FC voltage stability constraint of the converter under P-CMC. Consequently, as
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Figure 4-20: Experimental steady-state operation for P-CMC with M = 0.2, flying capacitor
Cfly = 400 nF, and output inductance Lo = 300 nH, which gives ∆ILIo ≈ 13.2 (test case 2).
shown in Fig. 4-20, the FC-voltage is stable and self balanced by following the current peak
reference in the converter running with large static peak-to-peak ripple factor ∆IL
Io
≈ 13.2.
4.7.5 Test scenario 5
To further investigate the inherent stability of the V-CMC under load changes, a 50 %−to−100 %
step change in the load current with Lo = 6.5 µH is considered. The inherent stability of
V-CMC under load transient is proven in Fig. 4-21(a), where after a 50 %−to−100 % load
step the FC-voltage is stable and balanced at Vg
2
= 8.25 V by following the current valley
reference.
4.7.6 Test scenario 6
In this final test, the output inductance is changed to Lo = 1 µH to show the validity of
using P-CMC with quasi-square-wave operation. A P-CMC converter is tested under a
50 %−to−100 % step change in the load current. The converter which has voltage con-
version ratio M = 0.25 and controlled with P-CMC strategy is stabilized by enabling the
converter to work in the QSW operating region as shown in Fig. 4-21(b), where the output
inductance Lo = 1 µH gives current ripple factor ∆ILIo = 3. The stable operation and bal-
anced FC-voltage appears in the periodic inductor current waveform and in the equal peaks
of the switching node voltage vsw at
Vg
2
= 6.6 V respectively, after a 50 %-to-100 % load
transient.
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(a) Experimental tests on V-CMC including
closed-loop voltage regulation. M = 0.2, fly-
ing capacitor Cfly = 400 nF, and output in-
ductance Lo = 6.5 µH. Load step change from
Io = 250mA to Io = 500mA
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(b) Experimental tests on P-CMC including
closed-loop voltage regulation. M = 0.25, fly-
ing capacitor Cfly = 400 nF, and output in-
ductance Lo = 1 µH. Load step change from
Io = 250mA to Io = 500mA
Figure 4-21: Detrimental tests for test scenarios 5 and 6.
4.8 Summary and Contribution
In this chapter, the stability properties of 3LFC buck converter under valley or peak current-
mode control are investigated. The static-stability regions of P-CMC and V-CMC are de-
rived first, and the minimal compensation ramp slope required to statically stabilize the
inductor current is calculated. Next, stability of the FC voltage is investigated. For V-
CMC, the FC voltage is automatically stabilized once the current subharmonic oscillations
are suppressed, a property never formally proven in previous literature. On the other hand,
the P-CMC converter suffers from inherent FC voltage instability unless the converter op-
erates with a relatively large inductor current ripple. The proposed stability analysis is
verified both via computer simulations and experimentally on a 3.3 V, 500 mA, 500 kHz
prototype.
The proposed stability criterion is developed under a basic assumption that the inductor
current stability analysis can be carried out by assuming a constant FC voltage, amounts to
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Figure 4-22: Simulation results for V-CMC with M = 0.2, Vg = 16.5V, Io = 500mA,
∆Vfly
Vg
=
48.5%, and 4(0.5−M)∆IL
Io
= 2. The parameters violate the decoupling condition (4.6).
the requirement that the inductor current waveshape remains triangular. In section 4.2 that
basic assumption is discussed in details, and it is concluded that as long as the inequality
(4.6) is preserved, the stability criteria proposed in this context can be precisely applied. It
is important to recognize, however, that violation of (4.6) does not always imply that the
basic conclusions of the stability analysis are incorrect. As exemplified in Fig. 4-22, insta-
bility in a V-CMC converter withM = 0.2 and ∆Vfly
Vg
≈ 48.5 % is correctly compensated by
an external ramp with the minimal slope derived from the proposed analysis. Even though
the inductor current is slightly non-triangular, the conclusions of the proposed analysis are
still applicable. Overall, it can be argued that (4.6) represents a sufficient, but not always
necessary condition for the applicability of the disclosed criterion. More precise consider-
ations, however, would require a quantitative analysis of the system stability in presence of
a non-triangular inductor current, a subject outside the scope of the present work.
The proposed stability criterion is firstly proposed in a conference paper [27] with ex-
perimental assessment. Afterwards, the experimental verification is extended with addi-
tional results for the system with both outer voltage and inner current loops closed under
load transient and published in a journal paper [28].
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Chapter 5
Sensorless Stabilizing Technique for the
Peak-Current-Programmed Control of
the 3LFC Topology
5.1 Introduction
Development of a stable peak current programmed control architecture for the 3LFC is nec-
essary for the adoption of that topology in the automotive industry. The stability analysis
reported in chapter 4 shows that, the peak current mode control strategy induces different
duty cycle commands D1 and D2 under FC voltage unbalance condition. The FC-voltage
runaway instability behavior is originated from the inherent positive feedback action im-
posed by the duty cycle imbalance, as analytically proved in chapter 4 [28]. In this chapter,
a sensorless stabilizing approach for P-CMC 3LFC converter is proposed. The FC-voltage
imbalance is here observed by measuring the duty cycle commands mismatch D2 − D1.
The proposed technique not only eliminates the instability associated with the FC-voltage
but offers a self balancing feature.
Two mixed-signal implementation architectures are used to develop the proposed ap-
proach. In the first architecture, the sensorless peak offsetting modulation (PO-MOD), the
duty cycle commands information available within the digital controller is used to detect
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the FC-voltage mismatch. The measured duty cycle error D2−D1 is compensated through
a digital PI compensator. The PI regulator provides a peak current reference correction
δIref . Afterwards, the original current reference Iref , which is provided by the output volt-
age regulator, is asymmetrically corrected with δIref within a signle switching cycle, to
provide the current set point iref,cor, as follows,
iref,cor(t)|M < 0.5 =
Iref − Set− δIref 0 < t <
Ts
2
Iref − Set+ δIref Ts2 < t < Ts
(5.1)
in the operating mode M < 0.5. On the other hand, the current reference in the operating
mode M > 0.5 is given by
iref,cor(t)|M > 0.5 =
Iref − Set+ δIref 0 < t <
Ts
2
Iref − Set− δIref Ts2 < t < Ts
(5.2)
A quite similar architecture is recently proposed in [53]. However, the developed architec-
ture in this dissertation has no additional measurement devices and offers an input voltage
independent operation. In addition, the detailed analytical verification of PO-MOD archi-
tecture in this context is reported in section 5.3.
Similarly, the sensorless interleaving angle modulation (IA-MOD) architecture adopts
the proposed duty cycle difference sensing based approach to eliminate the FC-voltage in-
stability. The IA-MOD architecture utilizes the phase shift between the modulating signals
φ in order to eliminate the FC voltage instability. Here, the two modulating signals are
initially interleaved with Ts
2
. Then, a correction −dTs is added to the initial interleaving
time, based on the duty cycle error regulation. The methodology provides a stabilization
and balancing technique for the FC-voltage. An analytical verification of the developed
architecture is reported in section 5.4.
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5.2 Proposed Control Approach
As reported in chapter 4, the uncompensated duty cycle commands are different and given
by
D1 =

M
0.25−M− Vˆf
2Vg
+SeLo
V g
0.25−M−
(
Vˆfly
Vg
)2
+SeLo
Vg
, M < 0.5
M
(
0.75−M+SeLo
Vg
)
− Vˆf
Vg
[
0.5(1−M)− Vˆf
Vg
]
0.75−M+
(
Vˆf
Vg
)2
+SeLo
Vg
, M > 0.5
(5.3)
D2 =

M
0.25−M+ Vˆf
2Vg
+SeLo
V g
0.25−M−
(
Vˆfly
Vg
)2
+SeLo
Vg
, M < 0.5
M
(
0.75−M+SeLo
Vg
)
+
Vˆf
Vg
[
0.5(1−M)+ Vˆf
Vg
]
0.75−M+
(
Vˆf
Vg
)2
+SeLo
Vg
, M > 0.5
(5.4)
when the FC-voltage is not balanced at Vg
2
in the conventional P-CMC converter. In such
condition and under the large FC assumption discussed in Appendix A, the FC average
current Ifly is given by
Ifly =

(D2 −D1)
[
Io − MVg(D1+D2)4Lofs −
(
S2
2fs
− MVg
2Lofs
)
(D2 −D1)2
]
, M < 0.5
(D2 −D1)
[
Io − Vg(1−M)
2Lofs
+
Vg(1−M)(D1 +D2)
4Lofs
+(
Se
2fs
+
Vg(1−M)
2Lofs
)
(D2 −D1)2
]
.
M > 0.5
(5.5)
The FC average current shown above leads to an inherent feedback action which has a sign
depends on the inductor current ripple factor ∆IL
Io
, as shown in (4.45) and (4.52).
The duty cycle commands errorDerror = D2−D1 depends on the FC voltage mismatch.
As soon as the FC-voltage mismatch is compensated, the duty cycle commands equalize.
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In fact
Derror =

M
Vˆf
Vg
0.25−M−
(
Vˆf
Vg
)2
+SeLo
Vg
M < 0.5
(1−M) Vˆf
Vg
0.75−M+
(
Vˆf
Vg
)2
+SeLo
Vg
M > 0.5
, (5.6)
Therefore, the duty cycle error Derror is here calculated in order to observe the FC-voltage
mismatch Vˆf . Consequently, the proposed sensorless stabilizing and balancing approach
relies on employing an extra control loop to regulate the duty cycle commands error. As
consequence of duty error regulation the inherent negative feedback action is compensated.
Moreover, as a consequence of forcing the duty cycle commands error to zero the FC
voltage imbalance is compensated and FC voltage is balanced at Vg
2
. Finally, according to
(5.6) the converter steady state operating point is D1 = D2 = M , vf =
Vg
2
, Ifly = 0, and
stabilizing controller output is zero.
Two different implementation methodologies are proposed in order to integrate the pro-
posed control approach within the conventional P-CMC loop. The sensorless peak offset-
ting modulation (PO-MOD) architecture which utilizes a current reference correction, is
the first implementation. On the other hand, the second implementation, sensorless in-
terleaving angle modulation (IA-MOD), controls the the interleaving angle between the
two modulation signals. The two proposed methodologies PO-MOD and IA-MOD block
diagrams are respectively shown in Fig. 5-1 and Fig. 5-2.
5.3 Sensorless peak offsetting modulation
According to the block diagram of the PO-MOD architecture shown in Fig. 5-1, the duty
cycle values of the modulating signals A1 and A2 are monitored and the duty cycle error is
calculated. The measured error is fed to a PI-compensator which provides the current ref-
erence correction δIref . The current reference correction is imposed according to the active
switches states, as shown in (5.1) and (5.2). By adopting the same methodology in [28],
considering the converter waveforms shown in Fig. 5-3 the current reference correction in
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Figure 5-1: Sensorless peak offsetting (PO-MOD) based implementation
the PO-MOD architecture has an impact on the duty cycle commands given by
D1 =

D1, uncompensated +
2δIrefLofs
Vg
(0.5− Vˆf
Vg
)
0.25−M −
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
peak offsetting modulation effect
M < 0.5
D1, uncompensated +
2δIrefLofs
Vg
(
0.5− Vˆf
Vg
)
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
peak offsetting modulation effect
M > 0.5
, (5.7)
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Figure 5-2: Sensorless interleaving angle modulation (IA-MOD) based implementation
D2 =

D2, uncompensated +
−2δIrefLofs
Vg
(0.5 +
Vˆf
Vg
)
0.25−M −
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
peak offsetting modulation effect
M < 0.5
D2, uncompensated +
−2δIrefLofs
Vg
(
0.5 +
Vˆf
Vg
)
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
peak offsetting modulation effect
M > 0.5
, (5.8)
where D1, uncompensated and D2, uncompensated are the expressions of the uncompensated duty cycle
commands in (5.3) and (5.4). For the FC average current, the peak offsetting modulation
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Figure 5-3: Steady-state waveforms of P-CMC including a compensation ramp and considering
a small positive perturbation Vˆf in the FC voltage using peak offsetting modulation (PO-MOD)
method: (a) M < 0.5, (b) M > 0.5.
results in a FC average current equals to
Ifly =

(D2 −D1)
[
Io − Vo(D1 +D2)
4Lofs
− SeLo −MVg
2Lofs
(D2 −D1)2
−δIref (D2 −D1)
]
,
M < 0.5
(D2 −D1)
[
Io − Vg(1−M)
2Lofs
+
Vg(1−M)(D1 +D2)
4Lofs
+(
Se
2fs
+
Vg(1−M)
2Lofs
)
(D2 −D1)2+δIref (D2 −D1)
]
,
M > 0.5
(5.9)
In order to obtain a clear conclusion about the effect of the peak offsetting on the the FC
voltage stability, the values of D1f and D2f in (5.9) are replaced with the values shown
in (5.7) and (5.8). The expression of Ifly is then linearized under the assumption of small
signal variations Vˆf  Vg2 and δIref  Iref . Then, the FC average current is approximately
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given by
Ifly ≈

M
Vˆf
Vg
0.25−M + SeLo
Vg
[
Io − ∆ILM
2(0.5−M)
]
︸ ︷︷ ︸
uncompensated current
+
−2δIrefLofs
Vg
(
0.25−M + SeLo
Vg
) [Io − ∆ILM
2(0.5−M)
]
︸ ︷︷ ︸
PO-MOD correction
M < 0.5
(1−M) Vˆfly
Vg
0.75−M + SeLo
Vg
[
Io − (1−M)∆IL
2(M − 0.5)
]
︸ ︷︷ ︸
uncompensated current
+
−2δIrefLofs
Vg
(
0.75−M + SeLo
Vg
) [Io − (1−M)∆IL
2(M − 0.5)
]
︸ ︷︷ ︸
PO-MOD correction
M > 0.5
(5.10)
As shown in (5.10), the FC average current is partially equal to the value which is imposed
by the conventional P-CMC and reported in (4.45) and (4.52). In addition to the contri-
bution of the employed stabilizing controller. The same stability criterion in chapter 4 is
here adopted to study the FC voltage stability under PO-MOD. The system with PO-MOD
is stable if and only if the PO-MOD is capable of producing a FC average current with an
opposite sign with respect to the initial FC voltage perturbation in all operating conditions.
As shown in (5.10), the sign of the FC average current is imposed by a term which has
sign depends on controller output δIref and the inductor current ripple. Accordingly, the
behavior of the employed stabilizing controller must be studied under the conditions
∆IL
Io
< r(M), (5.11)
and
∆IL
Io
> r(M), (5.12)
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where r(M) is the same function defined in (4.58) and given by
r(M) =

2(0.5−M)
M
operating mode M < 0.5
2(M − 0.5)
1−M operating mode M > 0.5
. (5.13)
In practice inequality (5.11) represents a heavy load conditions, where the light load and
no load conditions are represented by (5.12). In order to study stability in all operating
condition, firstly the FC average current expression is represented as a function of the
stabilizing loop error Derror as
Ifly ≈

Derror
[
Io − ∆ILM
2(0.5−M)
]
M < 0.5
Derror
[
Io − (1−M)∆IL
2(M − 0.5)
]
M > 0.5
, (5.14)
where Derror is the value of D2 −D1 which is given by
Derror =

M
Vˆf
Vg
− 2δIrefLofs
Vg
(
0.25−M + SeLo
Vg
) M < 0.5
(1−M)Vˆf − 2δIrefLofs
Vg
(
0.75−M + SeLo
Vg
) M > 0.5
, (5.15)
under the small signal assumption.
Now hypothetical conditions are considered for the sole purpose of studying the system
stability in all operating conditions. Firstly, a condition is assumed where a converter
initially has a positive FC voltage perturbation, small inductor current ripple which means
the inequality (5.11) is true, and a positive FC average current. Accordingly, the duty
cycle error Derror is certainly positive. Subsequently, the PO-MOD controller shown in
Fig. 5-1 acts by increasing δIref in order to compensate the positive error in the duty cycle
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command. The reduction in the duty cycle error Derror according to control action results
in Ifly reduction. Under such condition the controller keeps increasing δIref until the duty
cycle difference Derror reverses sign. As a consequence of Derror sign reversal, the FC
average current reverses sign and Vˆf starts decreasing. Afterwards, with a negative Derror
the PO-MOD controller starts to decrease δIref in order to compensate the negative error.
The action which decreases Ifly respectively. The aforementioned behavior is repeated
until steady state condition Derror = 0, Ifly = 0, and Vˆf = 0. Such control action is an
inherent negative feedback on the FC voltage.
In the second case, the same hypothetical condition shown above is considered but with
large inductor current ripple, which means the inequality (5.12) is true. Here, the ∆IL
dependent term is always negative. Accordingly, in case the converter has positive Ifly the
duty cycle error Derror is certainly negative according to (5.14). The controller responds in
such condition by reducing the control command δIref until the duty cycle error reverses
sign according to (5.15). Since the duty cycle error sign is reversed the FC average current
is negative and FC voltage perturbation decreases.
To that end, and according to (5.14) and (5.12) the proposed PO-MOD eliminates the
instability associated with FC voltage runaway by imposing an inherent negative feedback
action on the FC voltage in all operating conditions.
5.4 Interleaving angle modulation
In this technique the interleaving angle between the the modulating signals rising edges
is controlled, as shown in Fig. 5-2, in order to stabilize the system. A correction −dTs
is imposed on the nominal interleaving value Ts
2
, as shown in the waveforms in Fig. 5-4.
Under the FC voltage mismatch condition and using the interleaving angle modulation, the
duty cycle commands are given by
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Figure 5-4: Steady-state waveforms of P-CMC including a compensation ramp and considering
a small positive perturbation Vˆf in the FC voltage using interleaving angle modulation (IA-MOD)
method: (a) M < 0.5, (b) M > 0.5.
D1 =

D1, uncompensated +
d
(
0.5− Vˆf
Vg
)(
SeLo
Vg
−M
)
0.25−M −
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
angle modulation effect
M < 0.5
D1, uncompensated +
d
(
0.5− Vˆf
Vg
)(
1−M + SeLo
Vg
)
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
angle modulation effect
M > 0.5
, (5.16)
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D2 =

D2, uncompensated +
−d
(
0.5 +
Vˆf
Vg
)(
SeLo
Vg
−M
)
0.25−M −
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
angle modulation effect
M < 0.5
D2, uncompensated +
−d
(
0.5 +
Vˆf
Vg
)(
1−M + SeLo
Vg
)
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg︸ ︷︷ ︸
angle modulation effect
M > 0.5
, (5.17)
leading to the FC average current which is given by
Ifly =

(D2 −D1)
[
Io − MVg(D1f +D2f )
4Lofs
− (SeLo −MVg)(D2 −D1)
2
2Lofs
−3d (SeLo −MVg)
2Lofs
(
D2 −D1 + 2d
3
)]
−dMVg(D1 +D2)
2Lfs
M < 0.5
(D2 −D1)
[
Io − Vg(1−M)
2Lofs
+
Vg(1−M)(D1 +D2)
4Lofs
+(
Se
2fs
+
Vg(1−M)
2Lofs
)
(D2 −D1)2+
3dVg
(
1−M + SeLo
Vg
)
2Lofs
(
D2 −D1 + 2d
3
)]
−
d(1−M)Vg(2−D1 −D2)
2Lofs
M > 0.5
,
(5.18)
Similarly, the values of the duty cycle commands D1f and D2f are replaced and the equa-
tion is linearized to obtain the approximated FC average current which is given by
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Table 5.1: Simulation and Experimental Setup Parameters
Parameter Value Unit
Input voltage Vg 16.5 V
Output voltage (Vo) 3.3 V
Conversion ratio (M) 20 %
Load current (Io) 500 mA
Operating frequency (fs) 500 kHz
Flying capacitor (Cfly) 400 nF
Output inductance (Lo) 6.5 µH
Output capacitance (Co) 10 µF
Ifly =

M
Vˆf
Vg
0.25−M + SeLo
Vg
[
Io − ∆ILM
2(0.5−M)
]
︸ ︷︷ ︸
uncompensated current
+
−d
 M2Vg
(
0.5−M + SeLo
Vg
)
2Lofs
(
0.25−M + SeLo
Vg
) + Io
(
SeLo
Vg
−M
)
0.25−M + SeLo
Vg

︸ ︷︷ ︸
IA-MOD correction
M < 0.5
(1−M) Vˆfly
Vg
0.75−M + SeLo
Vg
[
Io − (1−M)∆IL
2(M − 0.5)
]
︸ ︷︷ ︸
uncompensated current
+
−d
Vg(1−M)2
(
0.5−M + SeLo
Vg
)
2Lofs
(
0.75−M + SeLo
Vg
) + Io
(
1−M + SeLo
Vg
)
0.75−M + SeLo
Vg

︸ ︷︷ ︸
IA-MOD correction
M > 0.5
(5.19)
The term represents the IA-MOD effect is always negative as long as
Se ≥ Vg
2Lo
. (5.20)
Then, by adopting the same FC voltage stability analysis methodology shown earlier, in the
IA-MOD technique the inherent negative feedback on the FC voltage is easily concluded
from (5.19). Hence, the AI-MOD architecture is inherently stable in all operating modes
and conditions by proper selection of the compensation ramp slope (5.20).
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Figure 5-5: Simulation results for a 3LFC running with the conventional P-CMC without stabiliz-
ing technique when ∆ILIo = 61%.
0 50 100 150 200 250 300
3:25
3:3
3:35
0:2
0:6
1
1:4
0
4
8
12
7
9
11
v
o
(V
)
(A
)
v
s
w
(V
)
v
f
ly
(V
)
iref
iL
t(µs)
(a)
3:25
3:3
3:35
0
0:8
1:6
0
4
8
12
7
9
11
v
o
(V
)
(A
)
v
s
w
(V
)
v
f
ly
(V
)
0 50 100 150 200 250 300
t(µs)
iref
iL
(b)
Figure 5-6: Simulation results for a 3LFC controlled with P-CMC and has a voltage conversion
ratio M = 0.2, output voltage vo = 3.3V, load current Io = 500mA: (a) IA-MOD and (b)
PO-MOD after 2V perturbation in the FC-voltage
5.5 Simulation Results
A Matlab R© simulink based model is built to verify the proposed approach with the pa-
rameters shown in Table 5.1. The nominal FC average voltage of the converter which has
M = 0.2 and output voltage vo = 3.3 V is Vfly = 8.25 V. The FC-voltage under conven-
tional P-CMC control is unstable due to the FC-voltage runaway, as shown in Fig. 5-5.
In order to verify the proposed stabilizing architectures, the simulation is started with
an initial perturbation Vˆfly = 2 V which is imposed on the FC voltage. By employing the
proposed sensorless approach, the two developed architectures IA-MOD and PO-MOD,
are able to eliminate the FC voltage instability, as shown in Fig. 5-6(a) and Fig. 5-6(b)
respectively.
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Figure 5-7: Simulation results for a 3LFC controlled with P-CMC and has a voltage conversion
ratio M = 0.2, output voltage vo = 3.3V, load current Io = 500mA during the first five switching
cycle after the FC voltage perturbation: (a) IA-MOD and (b) PO-MOD
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Figure 5-8: Simulation results for a 3LFC controlled with P-CMC and has a voltage conversion
ratio M = 0.2, output voltage vo = 3.3V, load current Io = 500mA during the last five switching
cycle after the FC voltage perturbation: (a) IA-MOD and (b) PO-MOD
The waveforms shown in Fig. 5-7(a), verify that the IA-MOD architecture modulates
the phase shift between the modulating signals in order to eliminate the instability, where
the angle between the modulating signal rising edges φ 6= pi. On the other hand, in PO-
MOD architecture the instability is eliminated by reference offsetting, as shown in the
asymmetrical current reference in Fig. 5-7(b). Moreover, the proposed approach offers FC
voltage balancing feature as shown in the periodic waveforms in Fig. 5-8(a) and Fig. 5-8(b).
101
5.5. Simulation Results
−0:02
−0:01
0
0:01
0:02
0:03
0:04
0
0:02
0:04
0:06
0:08
0:1
D
e
r
r
o
r
δ
d
0 50 100 150 200 250 300
t(µs)
(a)
−0:4
0
−0:2
0:4
0:2
−0:2
−0:1
0
0:1
0:2
0 50 100 150 200 250 300
t(µs)
D
e
r
r
o
r
δ
I
r
e
f
(A
)
(b)
Figure 5-9: Stabilizing techniques loop control commands; duty cycle error Derror, interleaving
modulation value d, and peak reference modulation value δIref : (a) for interleaving angle modula-
tion technique and (b) for peak offsetting modulation technique
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Figure 5-10: Simulation results for a 3LFC controlled with P-CMC and has a voltage conversion
ratio M = 0.2, output voltage vo = 3.3V, load current Io = 500mA, and Lo = 6.5 µH with load
step change from full-load to no load to simulate the violation of the condition (5.11)
As claimed earlier the steady-state balanced operating point of the converter, where
the interleaving angle modulation technique is employed, is at D1 = D2 and interleaving
angle correction d = 0, which is verified in the results shown in Fig. 5-9(a). Similarly, the
reference current offset δIref is zero at the steady-state balanced operating point as shown
in Fig. 5-9(b).
For the sole purpose of testing system stability when the condition shown in (5.11)
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is violated, a converter with PO-MOD employed is tested under a load step change from
500 mA to no load. As shown in Fig. 5-10, the system is stable with zero FC average
current Ifly = 0 and balanced FC voltage at no load condition.
5.6 Experimental Results
Experimental setup is built with the parameters shown in Table 5.1 in order to experimen-
tally verify the proposed approach. The both developed architectures are digitally imple-
mented on a commercial FPGA board. The current reference is generated in the digital
domain, then a DAC is used to generate the current reference to the analog comparator.
Two test scenarios are developed in order to validate the proposed techniques.
5.6.1 Test scenario 1
Here, the converter is firstly put in the steady-state condition with a plain voltage-mode con-
troller. Afterwards, the peak current-mode controller is enabled. As shown in Fig. 5-11,
enable the conventional P-CMC leads to instability due to FC-voltage runaway. Otherwise,
as shown in Fig. 5-12(a), when the sensorless interleaving angle modulation technique is
enabled, after 1.5 ms from enabling the P-CMC, that leads to FC-voltage balancing and
system stability. Moreover, from the zoom-in waveforms, shown below the original re-
sults, before achieving the FC-voltage balancing the interleaving angle between the two
modulating signal is φ 6= pi. On the other hand, after steady-state the correction value pro-
vided by the stabilizing loop d = 0 as shown in the zoom-in version shown on top of the
original results, and hence φ = pi.
Similarly, the sensorless peak offsetting modulation technique is validated in Fig. 5-
12(b), where after enabling the PO-MOD technique the FC-voltage is balanced at Vg
2
and
the system is stabilized. With a FC-voltage imbalance the current reference is modulated,
as shown in the asymmetrical current reference within a single switching cycle in the zoom-
in results on the bottom of the original results. On the other hand, at steady state the current
reference is fixed and the current correction δIref = 0.
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Figure 5-11: Experimental results of P-CMC converter has a voltage conversion ratio M = 0.2,
flying capacitor Cfly = 400 nF, and output inductance Lo = 6.5 µH without stabilizing technique
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Figure 5-12: Experimental results of P-CMC converter has a voltage conversion ratio M = 0.2,
flying capacitor Cfly = 400 nF, and output inductance Lo = 6.5 µH started with voltage mode
control, afterwards the P-CMC is enabled without balancing technique, and finally the stabilizing
technique is enabled after 1.5ms of enabling P-CMC: (a) IA-MOD and (b) PO-MOD
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Figure 5-13: Experimental results of P-CMC converter has a voltage conversion ratio M = 0.2,
flying capacitor Cfly = 400 nF, and output inductance Lo = 6.5 µH: (a) P-CMC with IA-MOD
technique steady-state and (b) P-CMC with PO-MOD technique steady-state waveforms
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Figure 5-14: Experimental results of P-CMC converter has a voltage conversion ratio M = 0.2,
flying capacitor Cfly = 400 nF, and output inductance Lo = 6.5 µH: (a) P-CMC with IA-MOD
technique with 50% to 100% load step and (b) P-CMC with PO-MOD technique with 50% to
100% load step
5.6.2 Test scenario 2
Here, the system is running with the P-CMC and the stabilizing technique is employed. As
shown in the steady-state condition both IA-MOD and PO-MOD architectures stabilize the
system and balance the FC-voltage as shown in Fig. 5-13(a) and Fig. 5-13(b) respectively.
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Afterwards, the validity of the developed architectures are verified under a load transient
condition. As shown respectively in Fig. 5-14(a) and Fig. 5-14(b) after a 50 %-to-100 %
load step both interleaving angle modulation and peak offsetting modulation are able to
stabilize and balance the FC-voltage.
5.7 Summary and Contribution
In this chapter, a sensorless approach is proposed to stabilize the peak current-mode con-
troller for the three-level flying-capacitor converter. The proposed technique is able to de-
tect the FC-voltage imbalance by measuring the error between the duty cycle commands.
Two implementation architectures are developed based on the proposed approach, the sen-
sorless peak offsetting modulation (PO-MOD), and sensorless interleaving angle modula-
tion (IA-MOD). The both architectures are able to eliminate the instability associated with
the FC-voltage runaway in the conventional P-CMC 3LFC. The sensorless operation of
the proposed architectures offers a reduced size, reliable, and cost effective mixed-signal
solution for 3LFC controller. Moreover, using the P-CMC guarantees an inherent over-
current protection which enables the adoption of the 3LFC in the automotive application.
In addition to, the proposed approach can be extended to a larger number of voltage levels.
An analytical justification of the developed approach using the two proposed methodolo-
gies is introduced, and the implementation architectures are validated in simulation and
experimentally.
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6.1 Conclusions
In this work two converter topologies are investigated. The first is the ZVS quasi-resonant
buck converter topology. On one hand, some merits are gained by adopting the quasi-
resonant topology like improved EMI capabilities and increased operating frequency. On
the other hand, in such topology many limitations are recognized associated with the con-
verter operating ranges and strong dependency on the component tolerances. The digital
efficiency optimization technique in chapter 2 is proposed in order to improve the converter
performance. The proposed technique offers extended operating range, reduced depen-
dency on the component tolerances, and compressed operating frequency range. In addi-
tion to more flat efficiency variation with load changes. The developed technique analysis
and results are proposed in a conference paper [16]. Even with the improved performance
by the proposed optimization technique, the converter features are inconsistent with the
target application and company needs.
Subsequently, the three-level flying-capacitor converter (3LFC) is investigated. The
topology offers high power density and improved transient response due to the increased ef-
fective ripple frequency. The 3LFC adoption faces many challenges like converter starting,
FC voltage balancing, and the operation around the zero-ripple operating point (M = 0.5).
Employing FC stabilizing control creates many instability problems. Voltage mode con-
trolled converter with an additional FC voltage balancing loop is inherently stable if and
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only if a dual edge modulator is used. Otherwise, when the system is implemented with
trailing edge modulator a potential instability recognized associated with light load con-
ditions [50]. The same instability concern is recognized in the average current mode con-
trolled converter with trailing edge modulator. The valley current mode control (V-CMC) is
presented as a control solution for the 3LFC with an inherent FC voltage balancing feature
in [5], but the peak current mode control (P-CMC) is unstable [53]. In this work a stability
criterion of the 3LFC under valley and peak current mode control is proposed.The inherent
stability and FC voltage balancing in V-CMC is formally proven. The instability of P-CMC
associated with the FC voltage runaway, which is recognized in [5, 53], is studied in de-
tails. The P-CMC results to be inherently unstable unless the system run with relatively
high peak-to-peak inductor current ripple, the feature which firstly presented in this work.
The proposed stability criterion with simulation and experimental assessment is presented
in a conference paper [27] and extended in a journal version [28].
The interesting features of the P-CMC motivate the development of a the sensorless
stabilizing approach for P-CMC architecture reported in chapter 5. The proposed approach
detecting the FC voltage imbalance by measuring the duty commands difference. Two
implementation methodologies are developed, interleaving angle modulation (IA-MOD)
and peak offsetting modulation (PO-MOD). The implementation methodologies are ana-
lytically studied and verified with simulation models and experimentally. The proposed
stabilizing approach offers a system with some interesting features like
1. sensorless operation,
2. FC voltage self-balancing,
3. input voltage independent operation,
4. reduced size,
5. availability of extension to higher number of levels with the minimal hardware com-
plexity.
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Appendix A
Derivation of expressions D1, D2, and
Ifly in chapter 4
Considering the steady state waveforms in Fig. A-1, a derivation of the expressions of
the different duty commands, D1 and D2, and flying capacitor average current Ifly are
developed. Under the flying capacitor voltage mismatch the switching node voltage vsw
has asymmetrical levels. The switching node average voltage Vsw is given by
Vsw =
D1 +D2
2
Vg + Vˆf (D1 −D2), (A.1)
when output voltage Vo = Vsw then the voltage conversion ratio is given by
M =
D1 +D2
2
+
Vˆf
Vg
(D1 −D2), (A.2)
regardless of the modulation scheme and operating mode. Accordingly, from (A.2) D2 is
given by
D2 =
M − (0.5 + Vˆf
Vg
)D1
0.5− Vˆf
Vg
. (A.3)
The presented equations will be divided into two main sections. On one hand, the first
section reports the trace for the equations in case of using the V-CMC modulation scheme
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Figure A-1: Steady-state waveforms including a compensation ramp and considering a small pos-
itive perturbation Vˆf in the FC voltage.
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considering the two operating modes M < 0.5 and M > 0.5. On the other hand, in the
second section the P-CMC modulation scheme equations are listed.
A.1 Equations for V-CMC
A.1.1 Operating mode M < 0.5
The inductor current intersects the valley reference waveform iref at two different thresh-
olds Iref1 and Iref2 during a single switching cycle, as shown in Fig. A-1(a). The values of
the inductor current valley points are given by
Iref1 = Iref + Se(0.5−D1)Ts, (A.4)
Iref2 = Iref + Se(0.5−D2)Ts. (A.5)
From the definition of the inductor current slope during the subinterval D1Ts,
Imax2 − Iref1
D1Ts
=
0.5−M + Vˆf
Vg
Lo
Vg
. (A.6)
By substitution from (A.4) into (A.6), then,
Imax2 = Iref +
0.5−M + Vˆf
Vg
Lofs
Vg
D1 +
Se(0.5−D1)
fs
, (A.7)
Similarly, by calculating the inductor current slope during the subinterval (0.5 − D2)Ts,
then,
Imax2 = Iref +
M(0.5−D2)
Lofs
Vg
+
Se(0.5−D2)
fs
. (A.8)
From (A.7) an (A.8),
D1 =
0.5M − (M + SeLo
Vg
)D2
0.5−M + Vˆf
Vg
− SeLo
Vg
(A.9)
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By substituting (A.3) into (A.9) the expressions of duty commands D1 and D2, shown in
(4.35) and (4.36), are derived,
D1|V-CMC,M < 0.5 = M
0.25−M − Vˆf
2Vg
− SeLo
V g
0.25−M − ( Vˆfly
Vg
)2 − SeLo
Vg
, (A.10)
D2|V-CMC,M < 0.5 = M
0.25−M + Vˆf
2Vg
− SeLo
V g
0.25−M − ( Vˆfly
Vg
)2 − SeLo
Vg
. (A.11)
For the purpose of calculating the flying capacitor average current, firstly the values of the
asymmetrical inductor current peaks Imax1 and Imax2 are determined. The absolute slope
of the inductor current discharging phase mOFF is output voltage dependent and indepen-
dent of FC-voltage perturbation Vˆf . The expressions for Imax1 and Imax2 are derived from
the expressions of mOFF in the subintervals 0 → (0.5 − D1)Ts and Ts2 → (1 − D2)Ts
respectively,
Imax1 = Iref +
(
SeLo +MVg
Lofs
)
(0.5−D1) (A.12)
Imax2 = Iref +
(
SeLo +MVg
Lofs
)
(0.5−D2) (A.13)
From (A.4), (A.5), (A.12), and (A.13) the expression of the flying capacitor average current,
shown in (4.40), is derived
Ifly|V-CMC,M < 0.5 = (D2 −D1)
[
Iref +
MVg
4Lofs
+
Se
2fs
[1− (D1 +D2)]
]
, (A.14)
Similarly, the inductor average current is calculated and an expression for the fixed current
reference Iref is developed,
Iref = Io− 2SeLo +MVg
4Lofs
+
Se(D1 +D2)
2fs
+
MVg(D1 +D2)
4Lofs
− SeLo +MVg
2Lofs
(D2−D1)2
(A.15)
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By replacing Iref , D1, and D2 into (A.14) and linearize under the assumption of small
perturbation, then the flying capacitor average current expression is approximated as,
Ifly ≈
M
Vˆf
Vg2
0.25−M − SeLo
Vg
[
Io +
MVo
2Lofs
]
. (A.16)
By substituting from (3.2) into (A.16) the expression of the flying capacitor average current
shown in (4.44) is derived,
Ifly|V-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M − SeLo
Vg
×
[
Io +
∆ILM
2(0.5−M)
]
. (A.17)
A.1.2 Operating mode M > 0.5
Similarly, as shown in Fig. A-1(b), the asymmetrical reference currents Iref1 and Iref2 are
given by
Iref1 = Iref + Se(1−D2)Ts, (A.18)
Iref2 = Iref + Se(1−D1)Ts, (A.19)
in the operating mode where M > 0.5. From the definition of the inductor current slope
during the subinterval (1−D2)Ts → 0.5Ts,
Imax1 = Iref +
Se
fs
− Vg − Vo
2Lofs
+
(
Vg − Vo
Lofs
− Se
fs
)
D2. (A.20)
Similarly, considering the current slope in the subinterval 0.5Ts → (1.5−D1)Ts then,
Imax1 = Iref +
Se
fs
+
Vo − Vg2 + Vˆf
Lofs
−
(
Vo − Vg2 + Vˆf
Lofs
+
Se
fs
)
D1. (A.21)
From (A.20) and (A.21),
D2 =
0.5M +
Vˆf
Vg
1−M − SeLo
Vg
−
M − 0.5 + Vˆf
Vg
+ SeLo
Vg
1−M − SeLo
Vg
D1. (A.22)
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By substituting (A.3) into (A.22) the expressions of duty commands D1 and D2, shown in
(4.47) and (4.48), are derived,
D1|V-CMC,M > 0.5 =
M
(
0.75−M − SeLo
Vg
)
− Vˆf
Vg
[
0.5(1−M)− Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
− SeLo
Vg
, (A.23)
D2|V-CMC,M > 0.5 =
M
(
0.75−M − SeLo
Vg
)
+
Vˆf
Vg
[
0.5(1−M) + Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
− SeLo
Vg
, (A.24)
Similar to the case of M < 0.5, the values of the asymmetrical inductor current peaks
Imax1 and Imax2 are calculated by considering the value of mOFF during the subintervals,
(1−D2)Ts → 0.5Ts and (1.5−D1)Ts → Ts respectively,
Imax1 = Iref +
Se(1−D2)
fs
+
Vg(1−M)(D2 − 0.5)
Lofs
, (A.25)
Imax2 = Iref +
Se(1−D1)
fs
+
Vg(1−M)(D1 − 0.5)
Lofs
. (A.26)
From (A.18), (A.19), (A.25), and (A.25), the FC average current in case of M > 0.5 is
given by
Ifly|V-CMC,M > 0.5 = (D2 −D1)
[
Iref +
(1−M)Vg
4Lofs
+
Se
fs
− Se(D1 +D2)
2fs
]
. (A.27)
Following the same steps for calculating FC average current the output inductor average
current Io can be calculated and hence the reference current Iref is given by
Iref = Io − Se
fs
+
Se(D1 +D2)
2fs
+
Vg(1−M)
4Lofs
−
Vg(1−M)(D1 + d2)
4Lofs
+
SeLo − Vg(1−M)
2Lofs
(D2 −D1)2 .
(A.28)
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Substitute from (A.28) into (A.27) and apply a first order approximation as shown in the
previous case, then the FC average current expression shown in (4.51) is derived,
Ifly|V-CMC,M > 0.5 ≈
(1−M) Vˆfly
Vg
0.75−M − SeLo
Vg
[
Io +
(1−M)∆IL
2(M − 0.5)
]
, (A.29)
A.2 Equations for P-CMC
The same methodology shown above is here adopted in order to explain how the expres-
sions of the duty commands and FC average current are developed in case of using the
P-CMC modulating scheme. In P-CMC under the FC mismatch condition the inductor
current hits the reference set point at two different thresholds Iref1 and Iref2 as shown in
Fig. A-1(c) and Fig. A-1(d). In addition to, that inductor current has asymmetrical valley
points Imin1 and Imin2.
A.2.1 Operating mode M < 0.5
In this operating mode Iref1 and Iref2 , shown in Fig. A-1(c), are given by
Iref1 = Iref − SeD2Ts, (A.30)
Iref2 = Iref − SeD1Ts, (A.31)
where the current valley values Imin1 and Imin2 are given by
Imin1 = Iref − SeD1Ts − Vo(0.5−D1)
Lofs
, (A.32)
Imin2 = Iref − SeD2Ts − Vo(0.5−D2)
Lofs
, (A.33)
Two expressions of Imin2 are derived by considering the current slopes during the subinter-
vals D2Ts → 0.5Ts and 0.5Ts → (0.5 +D1)Ts, in order to express the first duty command
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D1 in terms of M and D2 as
D1 =
0.5M
0.5−M + Vˆf
Vg
+ SeLo
Vg
+
SeLo
Vg
−M
0.5−M + Vˆf
Vg
+ SeLo
Vg
D2. (A.34)
From (A.3) and (A.34) the duty commands expressions shown in (4.37) and (4.38) are
driven,
D1|P-CMC,M < 0.5 = M
0.25−M − Vˆf
2Vg
+ SeLo
V g
0.25−M − ( Vˆfly
Vg
)2
+ SeLo
Vg
, (A.35)
D2|P-CMC,M < 0.5 = M
0.25−M + Vˆf
2Vg
+ SeLo
V g
0.25−M − ( Vˆfly
Vg
)2
+ SeLo
Vg
. (A.36)
The expression of the FC average current shown in (4.41),
Ifly|P-CMC,M < 0.5 = (D2 −D1)
[
Iref − MVg
4Lofs
− Se(D1 +D2)
2fs
]
, (A.37)
is driven by averaging the FC current over one switching cycle and substitute from (A.30),
(A.31), (A.32), and (A.33). The expression of Iref is derived by calculating the inductor
current average current,
Iref = Io+
Se(D2 +D1)
2fs
+
Vo [1− (D1 +D2)]
4Lofs
−
(
Se
2fs
− Vo
2Lofs
)
(D2 −D1)2 . (A.38)
By substitute Iref , D1, and D2 in (A.37) and then linearize, that is how the approximated
FC average current shown in (4.45) is driven,
Ifly|P-CMC,M < 0.5 ≈
M
Vˆf
Vg
0.25−M + SeLo
Vg
[
Io − ∆ILM
2(0.5−M)
]
. (A.39)
A.2.2 Operating mode M > 0.5
Similarly, as shown in Fig. A-1(d), the values Iref1, Iref2, Imin1, and Imin2 for the P-CMC
and in the operating mode M > 0.5 are respectively given by
Iref1 = Iref − Se(D1 − 0.5)Ts, (A.40)
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Iref2 = Iref − Se(D2 − 0.5)Ts, (A.41)
Imin1 = Iref − Se(D1 − 0.5)Ts − (Vg − Vo)(D1 − 0.5)
Lofs
, (A.42)
Imin2 = Iref − Se(D2 − 0.5)Ts − (Vg − Vo)(D2 − 0.5)
Lofs
. (A.43)
In the case of M < 0.5 an additional relation between D1 and D2 is derived by calculating
the value of Imin2 in the subintervals D2Ts → 0.5Ts and 0.5Ts → (0.5 +D1)Ts. Similarly,
in case of M > 0.5, the value of D1 is given as a function of M and D2 by
D1 =
−0.5M − Vˆf
Vg
0.5−M − Vˆf
Vg
+ SeLo
Vg
+
1−M + SeLo
Vg
0.5−M − Vˆf
Vg
+ SeLo
Vg
D2, (A.44)
by calculating Imin2 from the inductor current slope during the subintervals (D1−0.5)Ts →
0.5Ts and 0.5Ts → D2Ts. From (A.3) and (A.44) the expressions of D1 and D2 shown in
(4.49) and (4.50) are driven,
D1|P-CMC,M > 0.5 =
M
(
0.75−M + SeLo
Vg
)
− Vˆf
Vg
[
0.5(1−M)− Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg
, (A.45)
D2|P-CMC,M > 0.5 =
M
(
0.75−M + SeLo
Vg
)
+
Vˆf
Vg
[
0.5(1−M) + Vˆf
Vg
]
0.75−M +
(
Vˆf
Vg
)2
+ SeLo
Vg
, (A.46)
Then the approximated FC average current in (4.52),
Ifly|P-CMC,M > 0.5 ≈
(1−M) Vˆfly
Vg
0.75−M + SeLo
Vg
[
Io − (1−M)∆IL
2(M − 0.5)
]
. (A.47)
is given by deriving the FC average current and then substituting the value ofD1,D2, Imin1,
and Imin2 from (A.45), (A.46), (A.42), and (A.43) respectively, subsequently, applying a
first order approximation.
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